583 lines
		
	
	
		
			14 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			583 lines
		
	
	
		
			14 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* USER CODE BEGIN Header */
 | |
| /**
 | |
|   ******************************************************************************
 | |
|   * @file    stm32h7xx_it.c
 | |
|   * @brief   Interrupt Service Routines.
 | |
|   ******************************************************************************
 | |
|   * @attention
 | |
|   *
 | |
|   * Copyright (c) 2025 STMicroelectronics.
 | |
|   * All rights reserved.
 | |
|   *
 | |
|   * This software is licensed under terms that can be found in the LICENSE file
 | |
|   * in the root directory of this software component.
 | |
|   * If no LICENSE file comes with this software, it is provided AS-IS.
 | |
|   *
 | |
|   ******************************************************************************
 | |
|   */
 | |
| /* USER CODE END Header */
 | |
| 
 | |
| /* Includes ------------------------------------------------------------------*/
 | |
| #include "main.h"
 | |
| #include "stm32h7xx_it.h"
 | |
| /* Private includes ----------------------------------------------------------*/
 | |
| /* USER CODE BEGIN Includes */
 | |
| #include "bsp/uart.h"
 | |
| /* USER CODE END Includes */
 | |
| 
 | |
| /* Private typedef -----------------------------------------------------------*/
 | |
| /* USER CODE BEGIN TD */
 | |
| 
 | |
| /* USER CODE END TD */
 | |
| 
 | |
| /* Private define ------------------------------------------------------------*/
 | |
| /* USER CODE BEGIN PD */
 | |
| 
 | |
| /* USER CODE END PD */
 | |
| 
 | |
| /* Private macro -------------------------------------------------------------*/
 | |
| /* USER CODE BEGIN PM */
 | |
| 
 | |
| /* USER CODE END PM */
 | |
| 
 | |
| /* Private variables ---------------------------------------------------------*/
 | |
| /* USER CODE BEGIN PV */
 | |
| 
 | |
| /* USER CODE END PV */
 | |
| 
 | |
| /* Private function prototypes -----------------------------------------------*/
 | |
| /* USER CODE BEGIN PFP */
 | |
| 
 | |
| /* USER CODE END PFP */
 | |
| 
 | |
| /* Private user code ---------------------------------------------------------*/
 | |
| /* USER CODE BEGIN 0 */
 | |
| 
 | |
| /* USER CODE END 0 */
 | |
| 
 | |
| /* External variables --------------------------------------------------------*/
 | |
| extern PCD_HandleTypeDef hpcd_USB_OTG_HS;
 | |
| extern DMA_HandleTypeDef hdma_adc1;
 | |
| extern FDCAN_HandleTypeDef hfdcan1;
 | |
| extern FDCAN_HandleTypeDef hfdcan2;
 | |
| extern FDCAN_HandleTypeDef hfdcan3;
 | |
| extern DMA_HandleTypeDef hdma_spi2_rx;
 | |
| extern DMA_HandleTypeDef hdma_spi2_tx;
 | |
| extern SPI_HandleTypeDef hspi2;
 | |
| extern DMA_HandleTypeDef hdma_uart5_rx;
 | |
| extern DMA_HandleTypeDef hdma_uart7_rx;
 | |
| extern DMA_HandleTypeDef hdma_uart7_tx;
 | |
| extern DMA_HandleTypeDef hdma_usart2_rx;
 | |
| extern DMA_HandleTypeDef hdma_usart2_tx;
 | |
| extern DMA_HandleTypeDef hdma_usart3_rx;
 | |
| extern DMA_HandleTypeDef hdma_usart3_tx;
 | |
| extern DMA_HandleTypeDef hdma_usart10_tx;
 | |
| extern DMA_HandleTypeDef hdma_usart10_rx;
 | |
| extern UART_HandleTypeDef huart5;
 | |
| extern UART_HandleTypeDef huart7;
 | |
| extern UART_HandleTypeDef huart1;
 | |
| extern UART_HandleTypeDef huart2;
 | |
| extern UART_HandleTypeDef huart3;
 | |
| extern UART_HandleTypeDef huart10;
 | |
| extern TIM_HandleTypeDef htim23;
 | |
| 
 | |
| /* USER CODE BEGIN EV */
 | |
| 
 | |
| /* USER CODE END EV */
 | |
| 
 | |
| /******************************************************************************/
 | |
| /*           Cortex Processor Interruption and Exception Handlers          */
 | |
| /******************************************************************************/
 | |
| /**
 | |
|   * @brief This function handles Non maskable interrupt.
 | |
|   */
 | |
| void NMI_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END NonMaskableInt_IRQn 0 */
 | |
|   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
 | |
|    while (1)
 | |
|   {
 | |
|   }
 | |
|   /* USER CODE END NonMaskableInt_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles Hard fault interrupt.
 | |
|   */
 | |
| void HardFault_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN HardFault_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END HardFault_IRQn 0 */
 | |
|   while (1)
 | |
|   {
 | |
|     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
 | |
|     /* USER CODE END W1_HardFault_IRQn 0 */
 | |
|   }
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles Memory management fault.
 | |
|   */
 | |
| void MemManage_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END MemoryManagement_IRQn 0 */
 | |
|   while (1)
 | |
|   {
 | |
|     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 | |
|     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 | |
|   }
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles Pre-fetch fault, memory access fault.
 | |
|   */
 | |
| void BusFault_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN BusFault_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END BusFault_IRQn 0 */
 | |
|   while (1)
 | |
|   {
 | |
|     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 | |
|     /* USER CODE END W1_BusFault_IRQn 0 */
 | |
|   }
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles Undefined instruction or illegal state.
 | |
|   */
 | |
| void UsageFault_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN UsageFault_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END UsageFault_IRQn 0 */
 | |
|   while (1)
 | |
|   {
 | |
|     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 | |
|     /* USER CODE END W1_UsageFault_IRQn 0 */
 | |
|   }
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles Debug monitor.
 | |
|   */
 | |
| void DebugMon_Handler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DebugMonitor_IRQn 0 */
 | |
|   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DebugMonitor_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /******************************************************************************/
 | |
| /* STM32H7xx Peripheral Interrupt Handlers                                    */
 | |
| /* Add here the Interrupt Handlers for the used peripherals.                  */
 | |
| /* For the available peripheral interrupt handler names,                      */
 | |
| /* please refer to the startup file (startup_stm32h7xx.s).                    */
 | |
| /******************************************************************************/
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream0 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream0_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream0_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_adc1);
 | |
|   /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream0_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream1 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream1_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_uart5_rx);
 | |
|   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream2 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream2_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream2_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_spi2_rx);
 | |
|   /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream2_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream3 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream3_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream3_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_spi2_tx);
 | |
|   /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream3_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream4 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream4_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream4_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart3_rx);
 | |
|   /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream4_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream5 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream5_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream5_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart3_tx);
 | |
|   /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream5_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream6 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream6_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream6_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart2_rx);
 | |
|   /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream6_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN1 interrupt 0.
 | |
|   */
 | |
| void FDCAN1_IT0_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN1_IT0_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan1);
 | |
|   /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN1_IT0_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN2 interrupt 0.
 | |
|   */
 | |
| void FDCAN2_IT0_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN2_IT0_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan2);
 | |
|   /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN2_IT0_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN1 interrupt 1.
 | |
|   */
 | |
| void FDCAN1_IT1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN1_IT1_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan1);
 | |
|   /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN1_IT1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN2 interrupt 1.
 | |
|   */
 | |
| void FDCAN2_IT1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN2_IT1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN2_IT1_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan2);
 | |
|   /* USER CODE BEGIN FDCAN2_IT1_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN2_IT1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles SPI2 global interrupt.
 | |
|   */
 | |
| void SPI2_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN SPI2_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END SPI2_IRQn 0 */
 | |
|   HAL_SPI_IRQHandler(&hspi2);
 | |
|   /* USER CODE BEGIN SPI2_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END SPI2_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles USART1 global interrupt.
 | |
|   */
 | |
| void USART1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN USART1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END USART1_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart1);
 | |
|   /* USER CODE BEGIN USART1_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart1);
 | |
|   /* USER CODE END USART1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles USART2 global interrupt.
 | |
|   */
 | |
| void USART2_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN USART2_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END USART2_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart2);
 | |
|   /* USER CODE BEGIN USART2_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart2);
 | |
|   /* USER CODE END USART2_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles USART3 global interrupt.
 | |
|   */
 | |
| void USART3_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN USART3_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END USART3_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart3);
 | |
|   /* USER CODE BEGIN USART3_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart3);
 | |
|   /* USER CODE END USART3_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles EXTI line[15:10] interrupts.
 | |
|   */
 | |
| void EXTI15_10_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN EXTI15_10_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END EXTI15_10_IRQn 0 */
 | |
|   HAL_GPIO_EXTI_IRQHandler(ACCL_INT_Pin);
 | |
|   HAL_GPIO_EXTI_IRQHandler(GYRO_INT_Pin);
 | |
|   HAL_GPIO_EXTI_IRQHandler(USER_KEY_Pin);
 | |
|   /* USER CODE BEGIN EXTI15_10_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END EXTI15_10_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA1 stream7 global interrupt.
 | |
|   */
 | |
| void DMA1_Stream7_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream7_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart2_tx);
 | |
|   /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA1_Stream7_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles UART5 global interrupt.
 | |
|   */
 | |
| void UART5_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN UART5_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END UART5_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart5);
 | |
|   /* USER CODE BEGIN UART5_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart5);
 | |
|   /* USER CODE END UART5_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA2 stream0 global interrupt.
 | |
|   */
 | |
| void DMA2_Stream0_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream0_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart10_tx);
 | |
|   /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream0_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA2 stream1 global interrupt.
 | |
|   */
 | |
| void DMA2_Stream1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream1_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_uart7_rx);
 | |
|   /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA2 stream2 global interrupt.
 | |
|   */
 | |
| void DMA2_Stream2_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream2_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_uart7_tx);
 | |
|   /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream2_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles DMA2 stream3 global interrupt.
 | |
|   */
 | |
| void DMA2_Stream3_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream3_IRQn 0 */
 | |
|   HAL_DMA_IRQHandler(&hdma_usart10_rx);
 | |
|   /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END DMA2_Stream3_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles USB On The Go HS global interrupt.
 | |
|   */
 | |
| void OTG_HS_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN OTG_HS_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END OTG_HS_IRQn 0 */
 | |
|   HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 | |
|   /* USER CODE BEGIN OTG_HS_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END OTG_HS_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles UART7 global interrupt.
 | |
|   */
 | |
| void UART7_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN UART7_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END UART7_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart7);
 | |
|   /* USER CODE BEGIN UART7_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart7);
 | |
|   /* USER CODE END UART7_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles USART10 global interrupt.
 | |
|   */
 | |
| void USART10_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN USART10_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END USART10_IRQn 0 */
 | |
|   HAL_UART_IRQHandler(&huart10);
 | |
|   /* USER CODE BEGIN USART10_IRQn 1 */
 | |
|   BSP_UART_IRQHandler(&huart10);
 | |
|   /* USER CODE END USART10_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN3 interrupt 0.
 | |
|   */
 | |
| void FDCAN3_IT0_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN3_IT0_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan3);
 | |
|   /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN3_IT0_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles FDCAN3 interrupt 1.
 | |
|   */
 | |
| void FDCAN3_IT1_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END FDCAN3_IT1_IRQn 0 */
 | |
|   HAL_FDCAN_IRQHandler(&hfdcan3);
 | |
|   /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END FDCAN3_IT1_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /**
 | |
|   * @brief This function handles TIM23 global interrupt.
 | |
|   */
 | |
| void TIM23_IRQHandler(void)
 | |
| {
 | |
|   /* USER CODE BEGIN TIM23_IRQn 0 */
 | |
| 
 | |
|   /* USER CODE END TIM23_IRQn 0 */
 | |
|   HAL_TIM_IRQHandler(&htim23);
 | |
|   /* USER CODE BEGIN TIM23_IRQn 1 */
 | |
| 
 | |
|   /* USER CODE END TIM23_IRQn 1 */
 | |
| }
 | |
| 
 | |
| /* USER CODE BEGIN 1 */
 | |
| 
 | |
| /* USER CODE END 1 */
 |