Silicon Labs SLAB EFM32PG23B310F128IM48 EFM32 B No description 8 32 32 read-write 0 4294967295 SCRATCHPAD_S 0 SCRATCHPAD_S Registers 0x40000000 0x00000000 0x00001000 registers SREG0 Used for SIMCTRL Pointer in Verification Environment 0x000 read-write 0x00000000 0xFFFFFFFF SCRATCH Scratch Pad Register 0 32 read-write SREG1 Used for SIMCTRL Data Access in Verification Environment 0x004 read-write 0x00000000 0xFFFFFFFF SCRATCH Scratch Register 0 32 read-write EMU_S 2 EMU_S Registers 0x40004000 0x00000000 0x00001000 registers EMU 3 EMUDG 30 DECBOD No Description 0x010 read-write 0x00000022 0x00000033 DECBODEN DECBOD enable 0 1 read-write DECBODMASK DECBOD Mask 1 1 read-write DECOVMBODEN Over Voltage Monitor enable 4 1 read-write DECOVMBODMASK Over Voltage Monitor Mask 5 1 read-write BOD3SENSE No Description 0x020 read-write 0x00000000 0x00000077 AVDDBODEN AVDD BOD enable 0 1 read-write VDDIO0BODEN VDDIO0 BOD enable 1 1 read-write VDDIO1BODEN VDDIO1 BOD enable 2 1 read-write VREGVDDCMPCTRL No Description 0x03C read-write 0x00000006 0x00000007 VREGINCMPEN VREGVDD comparator enable 0 1 read-write THRESSEL VREGVDD comparator threshold programming 1 2 read-write PD1PARETCTRL No Description 0x040 read-write 0x00000000 0x0000FFFF PD1PARETDIS Disable PD1 Partial Retention 0 16 read-write PERIPHNORETAIN Retain associated registers when in EM2/3 1 IPVERSION IP Version 0x05C read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only LOCK No Description 0x060 write-only 0x0000ADE8 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock EMU register 44520 IF No Description 0x064 read-write 0x00000000 0xEB070000 AVDDBOD AVDD BOD Interrupt flag 16 1 read-write IOVDD0BOD VDDIO0 BOD Interrupt flag 17 1 read-write EM23WAKEUP EM23 Wake up Interrupt flag 24 1 read-write VSCALEDONE Vscale done Interrupt flag 25 1 read-write TEMPAVG Temperature Average Interrupt flag 27 1 read-write TEMP Temperature Interrupt flag 29 1 read-write TEMPLOW Temperature low Interrupt flag 30 1 read-write TEMPHIGH Temperature high Interrupt flag 31 1 read-write IEN No Description 0x068 read-write 0x00000000 0xEB070000 AVDDBOD AVDD BOD Interrupt enable 16 1 read-write IOVDD0BOD VDDIO0 BOD Interrupt enable 17 1 read-write EM23WAKEUP EM23 Wake up Interrupt enable 24 1 read-write VSCALEDONE Vscale done Interrupt enable 25 1 read-write TEMPAVG Temperature Interrupt enable 27 1 read-write TEMP Temperature Interrupt enable 29 1 read-write TEMPLOW Temperature low Interrupt enable 30 1 read-write TEMPHIGH Temperature high Interrupt enable 31 1 read-write EM4CTRL No Description 0x06C read-write 0x00000000 0x00000133 EM4ENTRY EM4 entry request 0 2 read-write EM4IORETMODE EM4 IO retention mode 4 2 read-write DISABLE No Retention: Pads enter reset state when entering EM4 0 EM4EXIT Retention through EM4: Pads enter reset state when exiting EM4 1 SWUNLATCH Retention through EM4 and Wakeup: software writes UNLATCH register to remove retention 2 BOD3SENSEEM4WU Set BOD3SENSE as EM4 wakeup 8 1 read-write CMD No Description 0x070 write-only 0x00000000 0x00060E12 EM4UNLATCH EM4 unlatch 1 1 write-only TEMPAVGREQ Temperature Average Request 4 1 write-only EM01VSCALE1 Scale voltage to Vscale1 10 1 write-only EM01VSCALE2 Scale voltage to Vscale2 11 1 write-only RSTCAUSECLR Reset Cause Clear 17 1 write-only CTRL No Description 0x074 read-write 0x00000200 0xE0010309 EM2DBGEN Enable debugging in EM2 0 1 read-write TEMPAVGNUM Averaged Temperature samples num 3 1 read-write N16 16 measurements 0 N64 64 measurements 1 EM23VSCALE EM2/EM3 Vscale 8 2 read-write VSCALE0 VSCALE0. 0.9v 0 VSCALE1 VSCALE1. 1.0v 1 VSCALE2 VSCALE2. 1.1v 2 FLASHPWRUPONDEMAND Enable flash on demand wakeup 16 1 read-write EFPDIRECTMODEEN EFP Direct Mode Enable 29 1 read-write EFPDRVDECOUPLE EFP drives DECOUPLE 30 1 read-write EFPDRVDVDD EFP drives DVDD 31 1 read-write TEMPLIMITS No Description 0x078 read-write 0x01FF0000 0x01FF01FF TEMPLOW Temp Low limit 0 9 read-write TEMPHIGH Temp High limit 16 9 read-write STATUS No Description 0x084 read-only 0x00000080 0xFFFFD4FF LOCK Lock status 0 1 read-only UNLOCKED All EMU lockable registers are unlocked. 0 LOCKED All EMU lockable registers are locked. 1 FIRSTTEMPDONE First Temp done 1 1 read-only TEMPACTIVE Temp active 2 1 read-only TEMPAVGACTIVE Temp Average active 3 1 read-only VSCALEBUSY Vscale busy 4 1 read-only VSCALEFAILED Vscale failed 5 1 read-only VSCALE Vscale status 6 2 read-only VSCALE0 Voltage scaling set to 0.9v 0 VSCALE1 Voltage scaling set to 1.0v 1 VSCALE2 Voltage scaling set to 1.1v 2 EM4IORET EM4 IO retention status 12 1 read-only EM2ENTERED EM2 entered 14 1 read-only TEMP No Description 0x088 read-only 0x00000000 0x07FF07FF TEMPLSB Temperature measured decimal part 0 2 read-only TEMP Temperature measured 2 9 read-only TEMPAVG Averaged Temperature 16 11 read-only RSTCTRL No Description 0x090 read-write 0x00060407 0xC006C5CF WDOG0RMODE Enable WDOG0 reset 0 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset except some EMU registers 1 SYSRMODE Enable M33 System reset 2 1 read-write DISABLED Reset request is blocked 0 ENABLED Device is reset except some EMU registers 1 LOCKUPRMODE Enable M33 Lockup reset 3 1 read-write DISABLED Reset Request is Block 0 ENABLED The entire device is reset except some EMU registers 1 AVDDBODRMODE Enable AVDD BOD reset 6 1 read-write DISABLED Reset Request is block 0 ENABLED The entire device is reset except some EMU registers 1 IOVDD0BODRMODE Enable VDDIO0 BOD reset 7 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset except some EMU registers 1 DECBODRMODE Enable DECBOD reset 10 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset 1 RSTCAUSE No Description 0x094 read-only 0x00000000 0x8006FFFF POR Power On Reset 0 1 read-only PIN Pin Reset 1 1 read-only EM4 EM4 Wakeup Reset 2 1 read-only WDOG0 Watchdog 0 Reset 3 1 read-only WDOG1 Watchdog 1 Reset 4 1 read-only LOCKUP M33 Core Lockup Reset 5 1 read-only SYSREQ M33 Core Sys Reset 6 1 read-only DVDDBOD HVBOD Reset 7 1 read-only DVDDLEBOD LEBOD Reset 8 1 read-only DECBOD LVBOD Reset 9 1 read-only AVDDBOD LEBOD1 Reset 10 1 read-only IOVDD0BOD LEBOD2 Reset 11 1 read-only VREGIN DCDC VREGIN comparator 31 1 read-only DGIF No Description 0x0A0 read-write 0x00000000 0xE1000000 EM23WAKEUPDGIF EM23 Wake up Interrupt flag 24 1 read-write TEMPDGIF Temperature Interrupt flag 29 1 read-write TEMPLOWDGIF Temperature low Interrupt flag 30 1 read-write TEMPHIGHDGIF Temperature high Interrupt flag 31 1 read-write DGIEN No Description 0x0A4 read-write 0x00000000 0xE1000000 EM23WAKEUPDGIEN EM23 Wake up Interrupt enable 24 1 read-write TEMPDGIEN Temperature Interrupt enable 29 1 read-write TEMPLOWDGIEN Temperature low Interrupt enable 30 1 read-write TEMPHIGHDGIEN Temperature high Interrupt enable 31 1 read-write EFPIF No Description 0x100 read-write 0x00000000 0x00000001 EFPIF EFP Interrupt Flag 0 1 read-write EFPIEN No Description 0x104 read-write 0x00000000 0x00000001 EFPIEN EFP Interrupt enable 0 1 read-write CMU_S 2 CMU_S Registers 0x40008000 0x00000000 0x00001000 registers CMU 48 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only STATUS No Description 0x008 read-only 0x00000000 0xC0038001 CALRDY Calibration Ready 0 1 read-only WDOGLOCK Configuration Lock Status for WDOG 30 1 read-only UNLOCKED WDOG configuration lock is unlocked 0 LOCKED WDOG configuration lock is locked 1 LOCK Configuration Lock Status 31 1 read-only UNLOCKED Configuration lock is unlocked 0 LOCKED Configuration lock is locked 1 LOCK No Description 0x010 write-only 0x000093F7 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 37879 WDOGLOCK No Description 0x014 write-only 0x00005257 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 37879 IF No Description 0x020 read-write 0x00000000 0x00000003 CALRDY Calibration Ready Interrupt Flag 0 1 read-write CALOF Calibration Overflow Interrupt Flag 1 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000003 CALRDY Calibration Ready Interrupt Enable 0 1 read-write CALOF Calibration Overflow Interrupt Enable 1 1 read-write CALCMD No Description 0x050 write-only 0x00000000 0x00000003 CALSTART Calibration Start 0 1 write-only CALSTOP Calibration Stop 1 1 write-only CALCTRL No Description 0x054 read-write 0x00000000 0xFF8FFFFF CALTOP Calibration Counter Top Value 0 20 read-write CONT Continuous Calibration 23 1 read-write UPSEL Calibration Up-counter Select 24 4 read-write DISABLED Up-counter is not clocked 0 PRS PRS CMU_CALUP consumer is clocking up-counter 1 HFXO HFXO is clocking up-counter 2 LFXO LFXO is clocking up-counter 3 HFRCODPLL HFRCODPLL is clocking up-counter 4 HFRCOEM23 HFRCOEM23 is clocking up-counter 5 FSRCO FSRCO is clocking up-counter 8 LFRCO LFRCO is clocking up-counter 9 ULFRCO ULFRCO is clocking up-counter 10 DOWNSEL Calibration Down-counter Select 28 4 read-write DISABLED Down-counter is not clocked 0 HCLK HCLK is clocking down-counter 1 PRS PRS CMU_CALDN consumer is clocking down-counter 2 HFXO HFXO is clocking down-counter 3 LFXO LFXO is clocking down-counter 4 HFRCODPLL HFRCODPLL is clocking down-counter 5 HFRCOEM23 HFRCOEM23 is clocking down-counter 6 FSRCO FSRCO is clocking down-counter 9 LFRCO LFRCO is clocking down-counter 10 ULFRCO ULFRCO is clocking down-counter 11 CALCNT No Description 0x058 read-only 0x00000000 0x000FFFFF CALCNT Calibration Result Counter Value 0 20 read-only CLKEN0 No Description 0x064 read-write 0x00000000 0xFFFFFFFF LDMA Enable Bus Clock 0 1 read-write LDMAXBAR Enable Bus Clock 1 1 read-write GPCRC Enable Bus Clock 3 1 read-write TIMER0 Enable Bus Clock 4 1 read-write TIMER1 Enable Bus Clock 5 1 read-write TIMER2 Enable Bus Clock 6 1 read-write TIMER3 Enable Bus Clock 7 1 read-write TIMER4 Enable Bus Clock 8 1 read-write USART0 Enable Bus Clock 9 1 read-write IADC0 Enable Bus Clock 10 1 read-write AMUXCP0 Enable Bus Clock 11 1 read-write LETIMER0 Enable Bus Clock 12 1 read-write WDOG0 Enable Bus Clock 13 1 read-write I2C0 Enable Bus Clock 14 1 read-write I2C1 Enable Bus Clock 15 1 read-write SYSCFG Enable Bus Clock 16 1 read-write DPLL0 Enable Bus Clock 17 1 read-write HFRCO0 Enable Bus Clock 18 1 read-write HFRCOEM23 Enable Bus Clock 19 1 read-write HFXO0 Enable Bus Clock 20 1 read-write FSRCO Enable Bus Clock 21 1 read-write LFRCO Enable Bus Clock 22 1 read-write LFXO Enable Bus Clock 23 1 read-write ULFRCO Enable Bus Clock 24 1 read-write LESENSE Enable Bus Clock 25 1 read-write GPIO Enable Bus Clock 26 1 read-write PRS Enable Bus Clock 27 1 read-write BURAM Enable Bus Clock 28 1 read-write BURTC Enable Bus Clock 29 1 read-write SYSRTC0 Enable Bus Clock 30 1 read-write DCDC Enable Bus Clock 31 1 read-write CLKEN1 No Description 0x068 read-write 0x00000000 0x1FFFFFFF HOSTMAILBOX Enable Bus Clock 8 1 read-write SEMAILBOXHOST Enable Bus Clock 10 1 read-write LCD Enable Bus Clock 12 1 read-write KEYSCAN Enable Bus Clock 13 1 read-write SMU Enable Bus Clock 14 1 read-write ICACHE0 Enable Bus Clock 15 1 read-write MSC Enable Bus Clock 16 1 read-write WDOG1 Enable Bus Clock 17 1 read-write ACMP0 Enable Bus Clock 18 1 read-write ACMP1 Enable Bus Clock 19 1 read-write VDAC0 Enable Bus Clock 20 1 read-write PCNT0 Enable Bus Clock 21 1 read-write EUSART0 Enable Bus Clock 22 1 read-write EUSART1 Enable Bus Clock 23 1 read-write EUSART2 Enable Bus Clock 24 1 read-write DMEM Enable Bus Clock 27 1 read-write SYSCLKCTRL No Description 0x070 read-write 0x00000001 0x0001F507 CLKSEL Clock Select 0 3 read-write FSRCO FSRCO is clocking SYSCLK 1 HFRCODPLL HFRCODPLL is clocking SYSCLK 2 HFXO HFXO is clocking SYSCLK 3 CLKIN0 CLKIN0 is clocking SYSCLK 4 PCLKPRESC PCLK Prescaler 10 1 read-write DIV1 PCLK is HCLK divided by 1 0 DIV2 PCLK is HCLK divided by 2 1 HCLKPRESC HCLK Prescaler 12 4 read-write DIV1 HCLK is SYSCLK divided by 1 0 DIV2 HCLK is SYSCLK divided by 2 1 DIV4 HCLK is SYSCLK divided by 4 3 DIV8 HCLK is SYSCLK divided by 8 7 DIV16 HCLK is SYSCLK divided by 16 15 TRACECLKCTRL No Description 0x080 read-write 0x00000000 0x00000030 PRESC TRACECLK Prescaler 4 2 read-write DIV1 TRACECLK is SYSCLK divided by 1 0 DIV2 TRACECLK is SYSCLK divided by 2 1 DIV4 TRACECLK is SYSCLK divided by 4 3 EXPORTCLKCTRL No Description 0x090 read-write 0x00000000 0x1F0F0F0F CLKOUTSEL0 Clock Output Select 0 0 4 read-write DISABLED CLKOUT0 is not clocked 0 HCLK HCLK is clocking CLKOUT0 1 HFEXPCLK EXPORTCLK is clocking CLKOUT0 2 ULFRCO ULFRCO is clocking CLKOUT0 3 LFRCO LFRCO is clocking CLKOUT0 4 LFXO LFXO is clocking CLKOUT0 5 HFRCODPLL HFRCODPLL is clocking CLKOUT0 6 HFXO HFXO is clocking CLKOUT0 7 FSRCO FSRCO is clocking CLKOUT0 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT0 9 CLKOUTSEL1 Clock Output Select 1 8 4 read-write DISABLED CLKOUT1 is not clocked 0 HCLK HCLK is clocking CLKOUT1 1 HFEXPCLK EXPORTCLK is clocking CLKOUT1 2 ULFRCO ULFRCO is clocking CLKOUT1 3 LFRCO LFRCO is clocking CLKOUT1 4 LFXO LFXO is clocking CLKOUT1 5 HFRCODPLL HFRCODPLL is clocking CLKOUT1 6 HFXO HFXO is clocking CLKOUT1 7 FSRCO FSRCO is clocking CLKOUT1 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT1 9 CLKOUTSEL2 Clock Output Select 2 16 4 read-write DISABLED CLKOUT2 is not clocked 0 HCLK HCLK is clocking CLKOUT2 1 HFEXPCLK EXPORTCLK is clocking CLKOUT2 2 ULFRCO ULFRCO is clocking CLKOUT2 3 LFRCO LFRCO is clocking CLKOUT2 4 LFXO LFXO is clocking CLKOUT2 5 HFRCODPLL HFRCODPLL is clocking CLKOUT2 6 HFXO HFXO is clocking CLKOUT2 7 FSRCO FSRCO is clocking CLKOUT2 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT2 9 PRESC EXPORTCLK Prescaler 24 5 read-write DPLLREFCLKCTRL No Description 0x100 read-write 0x00000000 0x00000003 CLKSEL Clock Select 0 2 read-write DISABLED DPLLREFCLK is not clocked 0 HFXO HFXO is clocking DPLLREFCLK 1 LFXO LFXO is clocking DPLLREFCLK 2 CLKIN0 CLKIN0 is clocking DPLLREFCLK 3 EM01GRPACLKCTRL No Description 0x120 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write HFRCODPLL HFRCODPLL is clocking EM01GRPACLK 1 HFXO HFXO is clocking EM01GRPACLK 2 FSRCO FSRCO is clocking EM01GRPACLK 3 HFRCOEM23 HFRCOEM23 is clocking EM01GRPACLK 4 HFRCODPLLRT HFRCODPLL (retimed) is clocking EM01GRPACLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 5 HFXORT HFXO (retimed) is clocking EM01GRPACLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 6 EM01GRPCCLKCTRL No Description 0x128 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write HFRCODPLL HFRCODPLL is clocking EM01GRPCCLK 1 HFXO HFXO is clocking EM01GRPCCLK 2 FSRCO FSRCO is clocking EM01GRPCCLK 3 HFRCOEM23 HFRCOEM23 is clocking EM01GRPCCLK 4 HFRCODPLLRT HFRCODPLL (retimed) is clocking EM01GRPCCLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 5 HFXORT HFXO (retimed) is clocking EM01GRPCCLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 6 EM23GRPACLKCTRL No Description 0x140 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking EM23GRPACLK 1 LFXO LFXO is clocking EM23GRPACLK 2 ULFRCO ULFRCO is clocking EM23GRPACLK 3 EM4GRPACLKCTRL No Description 0x160 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking EM4GRPACLK 1 LFXO LFXO is clocking EM4GRPACLK 2 ULFRCO ULFRCO is clocking EM4GRPACLK 3 IADCCLKCTRL No Description 0x180 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write EM01GRPACLK EM01GRPACLK is clocking IADCCLK 1 FSRCO FSRCO is clocking IADCCLK 2 HFRCOEM23 HFRCOEM23 is clocking IADCCLK 3 WDOG0CLKCTRL No Description 0x200 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write LFRCO LFRCO is clocking WDOG0CLK 1 LFXO LFXO is clocking WDOG0CLK 2 ULFRCO ULFRCO is clocking WDOG0CLK 3 HCLKDIV1024 HCLKDIV1024 is clocking WDOG0CLK 4 WDOG1CLKCTRL No Description 0x208 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write LFRCO LFRCO is clocking WDOG0CLK 1 LFXO LFXO is clocking WDOG0CLK 2 ULFRCO ULFRCO is clocking WDOG0CLK 3 HCLKDIV1024 HCLKDIV1024 is clocking WDOG0CLK 4 EUSART0CLKCTRL No Description 0x220 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write DISABLED EUSART0 is not clocked 0 EM01GRPCCLK EM01GRPCCLK is clocking EUSART0 1 HFRCOEM23 HFRCOEM23 is clocking EUSART0 2 LFRCO LFRCO is clocking EUSART0 3 LFXO LFXO is clocking EUSART0 4 SYSRTC0CLKCTRL No Description 0x240 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking SYSRTC0CLK 1 LFXO LFXO is clocking SYSRTC0CLK 2 ULFRCO ULFRCO is clocking SYSRTC0CLK 3 LCDCLKCTRL No Description 0x250 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking LCDCLK 1 LFXO LFXO is clocking LCDCLK 2 ULFRCO ULFRCO is clocking LCDCLK 3 VDAC0CLKCTRL No Description 0x260 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write DISABLED VDAC is not clocked 0 EM01GRPACLK EM01GRPACLK is clocking VDAC 1 EM23GRPACLK EM23GRPACLK is clocking VDAC 2 FSRCO FSRCO is clocking VDAC 3 HFRCOEM23 HFRCOEM23 is clocking VDAC 4 PCNT0CLKCTRL No Description 0x270 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write DISABLED PCNT0 is not clocked 0 EM23GRPACLK EM23GRPACLK is clocking PCNT0 1 PCNTS0 External pin PCNT_S0 is clocking PCNT0 2 LESENSEHFCLKCTRL No Description 0x290 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write FSRCO FSRCO is clocking LESENSEHFCLK 1 HFRCOEM23 HFRCOEM23 is clocking LESENSEHFCLK 2 HFRCO0_S 2 HFRCO0_S Registers 0x40010000 0x00000000 0x00001000 registers HFRCO0 46 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-demand 1 1 read-write EM23ONDEMAND EM23 On-demand 2 1 read-write CAL No Description 0x008 read-write 0xA8689F7F 0xFFFFBF7F TUNING Tuning Value 0 7 read-write FINETUNING Fine Tuning Value 8 6 read-write LDOHP LDO High Power Mode 15 1 read-write FREQRANGE Frequency Range 16 5 read-write CMPBIAS Comparator Bias Current 21 3 read-write CLKDIV Locally Divide HFRCO Clock Output 24 2 read-write DIV1 Divide by 1. 0 DIV2 Divide by 2. 1 DIV4 Divide by 4. 2 CMPSEL Comparator Load Select 26 2 read-write IREFTC Tempco Trim on Comparator Current 28 4 read-write STATUS No Description 0x00C read-only 0x00000000 0x80010007 RDY Ready 0 1 read-only FREQBSY Frequency Updating Busy 1 1 read-only SYNCBUSY Synchronization Busy 2 1 read-only ENS Enable Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED HFRCO is unlocked 0 LOCKED HFRCO is locked 1 IF No Description 0x010 read-write 0x00000000 0x00000001 RDY Ready Interrupt Flag 0 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000001 RDY RDY Interrupt Enable 0 1 read-write LOCK No Description 0x01C write-only 0x00008195 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 33173 FSRCO_S 0 FSRCO_S Registers 0x40018000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version 0 32 read-only DPLL0_S 1 DPLL0_S Registers 0x4001C000 0x00000000 0x00001000 registers DPLL0 52 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disablement Busy Status 1 1 read-only CFG No Description 0x008 read-write 0x00000000 0x00000047 MODE Operating Mode Control 0 1 read-write FLL Frequency Lock Mode 0 PLL Phase Lock Mode 1 EDGESEL Reference Edge Select 1 1 read-write AUTORECOVER Automatic Recovery Control 2 1 read-write DITHEN Dither Enable Control 6 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x0FFF0FFF M Factor M 0 12 read-write N Factor N 16 12 read-write IF No Description 0x010 read-write 0x00000000 0x00000007 LOCK Lock Interrupt Flag 0 1 read-write LOCKFAILLOW Lock Failure Low Interrupt Flag 1 1 read-write LOCKFAILHIGH Lock Failure High Interrupt Flag 2 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000007 LOCK LOCK interrupt Enable 0 1 read-write LOCKFAILLOW LOCKFAILLOW Interrupe Enable 1 1 read-write LOCKFAILHIGH LOCKFAILHIGH Interrupt Enable 2 1 read-write STATUS No Description 0x018 read-only 0x00000000 0x80000003 RDY Ready Status 0 1 read-only ENS Enable Status 1 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED DPLL is unlocked 0 LOCKED DPLL is locked 1 LOCK No Description 0x024 write-only 0x00007102 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 28930 LFXO_S 0 LFXO_S Registers 0x40020000 0x00000000 0x00001000 registers LFXO 23 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CTRL No Description 0x004 read-write 0x00000002 0x00000033 FORCEEN LFXO Force Enable 0 1 read-write DISONDEMAND LFXO Disable On-demand requests 1 1 read-write FAILDETEN LFXO Failure Detection Enable 4 1 read-write FAILDETEM4WUEN LFXO Failure Detection EM4WU Enable 5 1 read-write CFG Do not write to this register unless the oscillator is forced off. The oscillator is forced off if DISONDEMAND is set and FORCEEN is cleared. 0x008 read-write 0x00000701 0x00000733 AGC LFXO AGC Enable 0 1 read-write HIGHAMPL LFXO High Amplitude Enable 1 1 read-write MODE LFXO Mode 4 2 read-write XTAL A 32768Hz crystal should be connected to the LF crystal pads. Voltage must not exceed VDDIO. 0 BUFEXTCLK An external sine source with minimum amplitude 100mv (zero-to-peak) and maximum amplitude 500mV (zero-to-peak) should be connected in series with LFXTAL_I pin. Minimum voltage should be larger than ground and maximum voltage smaller than VDDIO. The sine source does not need to be ac coupled externally as it is ac couples inside LFXO. LFXTAL_O is free to be used as a general purpose GPIO. 1 DIGEXTCLK An external 32KHz CMOS clock should be provided on LFXTAL_I. LFXTAL_O is free to be used as a general purpose GPIO. 2 TIMEOUT LFXO Start-up Delay 8 3 read-write CYCLES2 Timeout period of 2 cycles 0 CYCLES256 Timeout period of 256 cycles 1 CYCLES1K Timeout period of 1024 cycles 2 CYCLES2K Timeout period of 2048 cycles 3 CYCLES4K Timeout period of 4096 cycles 4 CYCLES8K Timeout period of 8192 cycles 5 CYCLES16K Timeout period of 16384 cycles 6 CYCLES32K Timeout period of 32768 cycles 7 STATUS No Description 0x010 read-only 0x00000000 0x80010001 RDY LFXO Ready Status 0 1 read-only ENS LFXO Enable Status 16 1 read-only LOCK LFXO Locked Status 31 1 read-only UNLOCKED LFXO lockable registers are not locked 0 LOCKED LFXO lockable registers are locked 1 CAL Do not write to this register unless CALBSY in SYNCBUSY register is low. 0x014 read-write 0x00000200 0x0000037F CAPTUNE Internal Capacitance Tuning 0 7 read-write GAIN LFXO Startup Gain 8 2 read-write IF No Description 0x018 read-write 0x00000000 0x0000000F RDY LFXO Ready Interrupt Flag 0 1 read-write POSEDGE Rising Edge Interrupt Flag 1 1 read-write NEGEDGE Falling Edge Interrupt Flag 2 1 read-write FAIL LFXO Failure Interrupt Flag 3 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000000F RDY LFXO Ready Interrupt Enable 0 1 read-write POSEDGE Rising Edge Interrupt Enable 1 1 read-write NEGEDGE Falling Edge Interrupt Enable 2 1 read-write FAIL LFXO Failure Interrupt Enable 3 1 read-write SYNCBUSY No Description 0x020 read-only 0x00000000 0x00000001 CAL LFXO Synchronization status 0 1 read-only LOCK No Description 0x024 write-only 0x00001A20 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock LFXO lockable registers 6688 LFRCO_S 0 LFRCO_S Registers 0x40024000 0x00000000 0x00001000 registers LFRCO 24 IPVERSION Contains the LFRCO ip version. 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only CTRL Control register 0x004 read-write 0x00000000 0x00000003 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-Demand 1 1 read-write STATUS Status register 0x008 read-only 0x00000000 0x80010001 RDY Ready Status 0 1 read-only ENS Enabled Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED Access to configuration registers not locked 0 LOCKED Access to configuration registers locked 1 CAL Calibration register 0x00C read-write 0x000000A5 0x000000FF FREQTRIM Frequency Trim 0 8 read-write IF Interrupt flag register 0x014 read-write 0x00000000 0x00000007 RDY Ready Interrupt Flag 0 1 read-write POSEDGE Rising Edge Interrupt Flag 1 1 read-write NEGEDGE Falling Edge Interrupt Flag 2 1 read-write IEN Interrupt enable register. 0x018 read-write 0x00000000 0x00000007 RDY Ready Interrupt Enable 0 1 read-write POSEDGE Rising Edge Interrupt Enable 1 1 read-write NEGEDGE Falling Edge Interrupt Enable 2 1 read-write SYNCBUSY Synchronization busy register 0x01C read-only 0x00000000 0x00000001 CAL CAL Busy 0 1 read-only LOCK Configuration lock register. Locks/unlocks access to cofiguration registers. 0x020 write-only 0x00002603 0x0000FFFF LOCKKEY Lock Key 0 16 write-only LOCK Lock Configuration Registers 0 UNLOCK Unlock Configuaration Registers 9731 ULFRCO_S 1 ULFRCO_S Registers 0x40028000 0x00000000 0x00001000 registers ULFRCO 25 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION ULFRCO IP version 0 32 read-only STATUS No Description 0x008 read-only 0x00000000 0x00010001 RDY Ready Status 0 1 read-only ENS Enable Status 16 1 read-only IF No Description 0x014 read-write 0x00000000 0x00000007 RDY Ready Interrupt Flag 0 1 read-write POSEDGE Positive Edge Interrupt Flag 1 1 read-write NEGEDGE Negative Edge Interrupt Flag 2 1 read-write IEN No Description 0x018 read-write 0x00000000 0x00000007 RDY Enable Ready Interrupt 0 1 read-write POSEDGE Enable Positive Edge Interrupt 1 1 read-write NEGEDGE Enable Negative Edge Interrupt 2 1 read-write MSC_S 2 MSC_S Registers 0x40030000 0x00000000 0x00001000 registers MSC 51 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only READCTRL No Description 0x004 read-write 0x00200000 0x00300000 MODE Read Mode 20 2 read-write WS0 Zero wait-states inserted in fetch or read transfers 0 WS1 One wait-state inserted for each fetch or read transfer. See Flash Wait-States table for details 1 WS2 Two wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details 2 WS3 Three wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details 3 RDATACTRL No Description 0x008 read-write 0x00001000 0x00001002 AFDIS Automatic Invalidate Disable 1 1 read-write DOUTBUFEN Flash dout pipeline buffer enable 12 1 read-write WRITECTRL No Description 0x00C read-write 0x00000000 0x00FF000B WREN Enable Write/Erase Controller 0 1 read-write IRQERASEABORT Abort Page Erase on Interrupt 1 1 read-write LPWRITE Low-Power Erase 3 1 read-write RANGECOUNT ErageRange Count 16 8 read-write WRITECMD No Description 0x010 write-only 0x00000000 0x00001136 ERASEPAGE Erase Page 1 1 write-only WRITEEND End Write Mode 2 1 write-only ERASERANGE Erase range of pages 4 1 write-only ERASEABORT Abort erase sequence 5 1 write-only ERASEMAIN0 Mass erase region 0 8 1 write-only CLEARWDATA Clear WDATA state 12 1 write-only ADDRB No Description 0x014 read-write 0x00000000 0xFFFFFFFF ADDRB Page Erase or Write Address Buffer 0 32 read-write WDATA No Description 0x018 read-write 0x00000000 0xFFFFFFFF DATAW Write Data 0 32 read-write STATUS No Description 0x01C read-only 0x08000008 0xF90100FF BUSY Erase/Write Busy 0 1 read-only LOCKED Access Locked 1 1 read-only INVADDR Invalid Write Address or Erase Page 2 1 read-only WDATAREADY WDATA Write Ready 3 1 read-only ERASEABORTED The Current Flash Erase Operation Aborte 4 1 read-only PENDING Write command is in queue 5 1 read-only TIMEOUT Write command timeout flag 6 1 read-only RANGEPARTIAL EraseRange with skipped locked pages 7 1 read-only REGLOCK Register Lock Status 16 1 read-only UNLOCKED 0 LOCKED 1 PWRON Flash power on status 24 1 read-only WREADY Flash Write Ready 27 1 read-only PWRUPCKBDFAILCOUNT Flash power up checkerboard pattern chec 28 4 read-only IF No Description 0x020 read-write 0x00000000 0x00000307 ERASE Host Erase Done Interrupt Read Flag 0 1 read-write WRITE Host Write Done Interrupt Read Flag 1 1 read-write WDATAOV Host write buffer overflow 2 1 read-write PWRUPF Flash Power Up Sequence Complete Flag 8 1 read-write PWROFF Flash Power Off Sequence Complete Flag 9 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000307 ERASE Erase Done Interrupt enable 0 1 read-write WRITE Write Done Interrupt enable 1 1 read-write WDATAOV write data buffer overflow irq enable 2 1 read-write PWRUPF Flash Power Up Seq done irq enable 8 1 read-write PWROFF Flash Power Off Seq done irq enable 9 1 read-write USERDATASIZE No Description 0x034 read-only 0x00000004 0x0000003F USERDATASIZE User Data Size 0 6 read-only CMD No Description 0x038 write-only 0x00000000 0x00000011 PWRUP Flash Power Up Command 0 1 write-only PWROFF Flash power off/sleep command 4 1 write-only LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock 0 16 write-only LOCK 0 UNLOCK 7025 MISCLOCKWORD No Description 0x040 read-write 0x00000011 0x00000011 MELOCKBIT Mass Erase Lock 0 1 read-write UDLOCKBIT User Data Lock 4 1 read-write PWRCTRL No Description 0x050 read-write 0x00100002 0x00FF0013 PWROFFONEM1ENTRY Power down Flash macro when enter EM1 0 1 read-write PWROFFONEM1PENTRY Power down Flash macro when enter EM1P 1 1 read-write PWROFFENTRYAGAIN POWER down flash again in EM1/EM1p 4 1 read-write PWROFFDLY Power down delay 16 8 read-write PAGELOCK0 No Description 0x120 read-write 0x00000000 0xFFFFFFFF LOCKBIT page lock bit 0 32 read-write PAGELOCK1 No Description 0x124 read-write 0x00000000 0xFFFFFFFF LOCKBIT page lock bit 0 32 read-write ICACHE0_S 0 ICACHE0_S Registers 0x40034000 0x00000000 0x00001000 registers ICACHE0 17 IPVERSION The read only IPVERSION field gives the version for this module. There may be minor software changes required for modules with different values of IPVERSION. 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 CACHEDIS Cache Disable 0 1 read-write USEMPU Use MPU 1 1 read-write AUTOFLUSHDIS Automatic Flushing Disable 2 1 read-write PCHITS No Description 0x008 read-only 0x00000000 0xFFFFFFFF PCHITS Performance Counter Hits 0 32 read-only PCMISSES No Description 0x00C read-only 0x00000000 0xFFFFFFFF PCMISSES Performance Counter Misses 0 32 read-only PCAHITS No Description 0x010 read-only 0x00000000 0xFFFFFFFF PCAHITS Performance Counter Advanced Hits 0 32 read-only STATUS No Description 0x014 read-only 0x00000000 0x00000001 PCRUNNING PC Running 0 1 read-only CMD No Description 0x018 write-only 0x00000000 0x00000007 FLUSH Flush 0 1 write-only STARTPC Start Performance Counters 1 1 write-only STOPPC Stop Performance Counters 2 1 write-only LPMODE No Description 0x01C read-write 0x00000023 0x000000F3 LPLEVEL Low Power Level 0 2 read-write BASIC Base instruction cache functionality 0 ADVANCED Advanced buffering mode, where the cache uses the fetch pattern to predict highly accessed data and store it in low-energy memory 1 MINACTIVITY Minimum activity mode, which allows the cache to minimize activity in logic that it predicts has a low probability being used. This mode can introduce wait-states into the instruction fetch stream when the cache exits one of its low-activity states. The number of wait-states introduced is small, but users running with 0-wait-state memory and wishing to reduce the variability that the cache might introduce with additional wait-states may wish to lower the cache low-power level. Note, this mode includes the advanced buffering mode functionality. 3 NESTFACTOR Low Power Nest Factor 4 4 read-write IF No Description 0x020 read-write 0x00000000 0x00000107 HITOF Hit Overflow Interrupt Flag 0 1 read-write MISSOF Miss Overflow Interrupt Flag 1 1 read-write AHITOF Advanced Hit Overflow Interrupt Flag 2 1 read-write RAMERROR RAM error Interrupt Flag 8 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000107 HITOF Hit Overflow Interrupt Enable 0 1 read-write MISSOF Miss Overflow Interrupt Enable 1 1 read-write AHITOF Advanced Hit Overflow Interrupt Enable 2 1 read-write RAMERROR RAM error Interrupt Enable 8 1 read-write PRS_S 2 PRS_S Registers 0x40038000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION New BitField 0 32 read-only ASYNC_SWPULSE No Description 0x008 write-only 0x00000000 0x00000FFF CH0PULSE Channel pulse 0 1 write-only CH1PULSE Channel pulse 1 1 write-only CH2PULSE Channel pulse 2 1 write-only CH3PULSE Channel pulse 3 1 write-only CH4PULSE Channel pulse 4 1 write-only CH5PULSE Channel pulse 5 1 write-only CH6PULSE Channel pulse 6 1 write-only CH7PULSE Channel pulse 7 1 write-only CH8PULSE Channel pulse 8 1 write-only CH9PULSE Channel pulse 9 1 write-only CH10PULSE Channel pulse 10 1 write-only CH11PULSE Channel pulse 11 1 write-only ASYNC_SWLEVEL No Description 0x00C read-write 0x00000000 0x00000FFF CH0LEVEL Channel Level 0 1 read-write CH1LEVEL Channel Level 1 1 read-write CH2LEVEL Channel Level 2 1 read-write CH3LEVEL Channel Level 3 1 read-write CH4LEVEL Channel Level 4 1 read-write CH5LEVEL Channel Level 5 1 read-write CH6LEVEL Channel Level 6 1 read-write CH7LEVEL Channel Level 7 1 read-write CH8LEVEL Channel Level 8 1 read-write CH9LEVEL Channel Level 9 1 read-write CH10LEVEL Channel Level 10 1 read-write CH11LEVEL Channel Level 11 1 read-write ASYNC_PEEK No Description 0x010 read-only 0x00000000 0x00000FFF CH0VAL Channel 0 Current Value 0 1 read-only CH1VAL Channel 1 Current Value 1 1 read-only CH2VAL Channel 2 Current Value 2 1 read-only CH3VAL Channel 3 Current Value 3 1 read-only CH4VAL Channel 4 Current Value 4 1 read-only CH5VAL Channel 5 Current Value 5 1 read-only CH6VAL Channel 6 Current Value 6 1 read-only CH7VAL Channel 7 Current Value 7 1 read-only CH8VAL Channel 8 Current Value 8 1 read-only CH9VAL Channel 9 Current Value 9 1 read-only CH10VAL Channel 10 Current Value 10 1 read-only CH11VAL Channel 11 Current Value 11 1 read-only SYNC_PEEK No Description 0x014 read-only 0x00000000 0x0000000F CH0VAL Channel Value 0 1 read-only CH1VAL Channel Value 1 1 read-only CH2VAL Channel Value 2 1 read-only CH3VAL Channel Value 3 1 read-only ASYNC_CH0_CTRL No Description 0x018 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH1_CTRL No Description 0x01C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH2_CTRL No Description 0x020 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH3_CTRL No Description 0x024 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH4_CTRL No Description 0x028 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH5_CTRL No Description 0x02C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH6_CTRL No Description 0x030 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH7_CTRL No Description 0x034 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH8_CTRL No Description 0x038 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH9_CTRL No Description 0x03C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH10_CTRL No Description 0x040 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH11_CTRL No Description 0x044 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write SYNC_CH0_CTRL No Description 0x048 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH1_CTRL No Description 0x04C read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH2_CTRL No Description 0x050 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH3_CTRL No Description 0x054 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write CONSUMER_CMU_CALDN CALDN consumer register 0x058 read-write 0x00000000 0x0000000F PRSSEL CALDN async channel select 0 4 read-write CONSUMER_CMU_CALUP CALUP Consumer register 0x05C read-write 0x00000000 0x0000000F PRSSEL CALUP async channel select 0 4 read-write CONSUMER_EUSART0_CLK CLK consumer register 0x060 read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART0_RX RX Consumer register 0x064 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART0_TRIGGER TRIGGER Consumer register 0x068 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_EUSART1_CLK CLK consumer register 0x06C read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART1_RX RX Consumer register 0x070 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART1_TRIGGER TRIGGER Consumer register 0x074 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_EUSART2_CLK CLK consumer register 0x078 read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART2_RX RX Consumer register 0x07C read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART2_TRIGGER TRIGGER Consumer register 0x080 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_IADC0_SCANTRIGGER SCAN consumer register 0x088 read-write 0x00000000 0x0000030F PRSSEL SCAN async channel select 0 4 read-write SPRSSEL SCAN sync channel select 8 2 read-write CONSUMER_IADC0_SINGLETRIGGER SINGLE Consumer register 0x08C read-write 0x00000000 0x0000030F PRSSEL SINGLE async channel select 0 4 read-write SPRSSEL SINGLE sync channel select 8 2 read-write CONSUMER_LDMAXBAR_DMAREQ0 DMAREQ0 consumer register 0x090 read-write 0x00000000 0x0000000F PRSSEL DMAREQ0 async channel select 0 4 read-write CONSUMER_LDMAXBAR_DMAREQ1 DMAREQ1 Consumer register 0x094 read-write 0x00000000 0x0000000F PRSSEL DMAREQ1 async channel select 0 4 read-write CONSUMER_LESENSE_START START Consumer register 0x0A8 read-write 0x00000000 0x0000000F PRSSEL START async channel select 0 4 read-write CONSUMER_LETIMER0_CLEAR CLEAR consumer register 0x0AC read-write 0x00000000 0x0000000F PRSSEL CLEAR async channel select 0 4 read-write CONSUMER_LETIMER0_START START Consumer register 0x0B0 read-write 0x00000000 0x0000000F PRSSEL START async channel select 0 4 read-write CONSUMER_LETIMER0_STOP STOP Consumer register 0x0B4 read-write 0x00000000 0x0000000F PRSSEL STOP async channel select 0 4 read-write CONSUMER_PCNT0_S0IN S0IN consumer register 0x0BC read-write 0x00000000 0x0000000F PRSSEL S0IN async channel select 0 4 read-write CONSUMER_PCNT0_S1IN S1IN Consumer register 0x0C0 read-write 0x00000000 0x0000000F PRSSEL S1IN async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC25 TAMPERSRC25 consumer register 0x114 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC25 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC26 TAMPERSRC26 Consumer register 0x118 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC26 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC27 TAMPERSRC27 Consumer register 0x11C read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC27 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC28 TAMPERSRC28 Consumer register 0x120 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC28 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC29 TAMPERSRC29 Consumer register 0x124 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC29 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC30 TAMPERSRC30 Consumer register 0x128 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC30 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC31 TAMPERSRC31 Consumer register 0x12C read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC31 async channel select 0 4 read-write CONSUMER_SYSRTC0_IN0 IN0 consumer register 0x130 read-write 0x00000000 0x0000000F PRSSEL IN0 async channel select 0 4 read-write CONSUMER_SYSRTC0_IN1 IN1 Consumer register 0x134 read-write 0x00000000 0x0000000F PRSSEL IN1 async channel select 0 4 read-write CONSUMER_HFXO0_OSCREQ OSCREQ consumer register 0x138 read-write 0x00000000 0x0000000F PRSSEL OSC async channel select 0 4 read-write CONSUMER_HFXO0_TIMEOUT TIMEOUT Consumer register 0x13C read-write 0x00000000 0x0000000F PRSSEL TIMEOUT async channel select 0 4 read-write CONSUMER_CORE_CTIIN0 CTI Consumer Register 0x140 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN1 CTI Consumer Register 0x144 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN2 CTI Consumer Register 0x148 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN3 CTI Consumer Register 0x14C read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_M33RXEV M33 Consumer Register 0x150 read-write 0x00000000 0x0000000F PRSSEL M33 async channel select 0 4 read-write CONSUMER_TIMER0_CC0 CC0 consumer register 0x154 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER0_CC1 CC1 Consumer register 0x158 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER0_CC2 CC2 Consumer register 0x15C read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER0_DTI DTI Consumer register 0x160 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER0_DTIFS1 DTI Consumer register 0x164 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER0_DTIFS2 DTI Consumer register 0x168 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_CC0 CC0 consumer register 0x16C read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER1_CC1 CC1 Consumer register 0x170 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER1_CC2 CC2 Consumer register 0x174 read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER1_DTI DTI Consumer register 0x178 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_DTIFS1 DTI Consumer register 0x17C read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_DTIFS2 DTI Consumer register 0x180 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_CC0 CC0 consumer register 0x184 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER2_CC1 CC1 Consumer register 0x188 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER2_CC2 CC2 Consumer register 0x18C read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER2_DTI DTI Consumer register 0x190 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_DTIFS1 DTI Consumer register 0x194 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_DTIFS2 DTI Consumer register 0x198 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_CC0 CC0 consumer register 0x19C read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER3_CC1 CC1 Consumer register 0x1A0 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER3_CC2 CC2 Consumer register 0x1A4 read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER3_DTI DTI Consumer register 0x1A8 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_DTIFS1 DTI Consumer register 0x1AC read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_DTIFS2 DTI Consumer register 0x1B0 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_CC0 CC0 consumer register 0x1B4 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER4_CC1 CC1 Consumer register 0x1B8 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER4_CC2 CC2 Consumer register 0x1BC read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER4_DTI DTI Consumer register 0x1C0 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_DTIFS1 DTI Consumer register 0x1C4 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_DTIFS2 DTI Consumer register 0x1C8 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_USART0_CLK CLK consumer register 0x1CC read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_USART0_IR IR Consumer register 0x1D0 read-write 0x00000000 0x0000000F PRSSEL IR async channel select 0 4 read-write CONSUMER_USART0_RX RX Consumer register 0x1D4 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_USART0_TRIGGER TRIGGER Consumer register 0x1D8 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_VDAC0_ASYNCTRIGCH0 ASYNCTRIG consumer register 0x1E8 read-write 0x00000000 0x0000000F PRSSEL ASYNCTRIG async channel select 0 4 read-write CONSUMER_VDAC0_ASYNCTRIGCH1 ASYNCTRIG Consumer register 0x1EC read-write 0x00000000 0x0000000F PRSSEL ASYNCTRIG async channel select 0 4 read-write CONSUMER_VDAC0_SYNCTRIGCH0 SYNCTRIG Consumer register 0x1F0 read-write 0x00000000 0x00000300 SPRSSEL SYNCTRIG sync channel select 8 2 read-write CONSUMER_VDAC0_SYNCTRIGCH1 SYNCTRIG Consumer register 0x1F4 read-write 0x00000000 0x00000300 SPRSSEL SYNCTRIG sync channel select 8 2 read-write CONSUMER_WDOG0_SRC0 SRC0 consumer register 0x1F8 read-write 0x00000000 0x0000000F PRSSEL SRC0 async channel select 0 4 read-write CONSUMER_WDOG0_SRC1 SRC1 Consumer register 0x1FC read-write 0x00000000 0x0000000F PRSSEL SRC1 async channel select 0 4 read-write CONSUMER_WDOG1_SRC0 SRC0 consumer register 0x200 read-write 0x00000000 0x0000000F PRSSEL SRC0 async channel select 0 4 read-write CONSUMER_WDOG1_SRC1 SRC1 Consumer register 0x204 read-write 0x00000000 0x0000000F PRSSEL SRC1 async channel select 0 4 read-write GPIO_S 2 GPIO_S Registers 0x4003C000 0x00000000 0x00001000 registers GPIO_ODD 26 GPIO_EVEN 27 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION ip version id 0 32 read-only PORTA_CTRL Port control 0x030 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTA_MODEL mode low 0x034 read-write 0x00000000 0xFFFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE7 MODE n 28 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTA_MODEH mode high 0x03C read-write 0x00000000 0x00000FFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTA_DOUT data out 0x040 read-write 0x00000000 0x000007FF DOUT Data output 0 11 read-write PORTA_DIN data in 0x044 read-only 0x00000000 0x000007FF DIN Data input 0 11 read-only PORTB_CTRL Port control 0x060 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTB_MODEL mode low 0x064 read-write 0x00000000 0x0FFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTB_DOUT data out 0x070 read-write 0x00000000 0x0000007F DOUT Data output 0 7 read-write PORTB_DIN data in 0x074 read-only 0x00000000 0x0000007F DIN Data input 0 7 read-only PORTC_CTRL Port control 0x090 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTC_MODEL mode low 0x094 read-write 0x00000000 0xFFFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE7 MODE n 28 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTC_MODEH mode high 0x09C read-write 0x00000000 0x000000FF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTC_DOUT data out 0x0A0 read-write 0x00000000 0x000003FF DOUT Data output 0 10 read-write PORTC_DIN data in 0x0A4 read-only 0x00000000 0x000003FF DIN Data input 0 10 read-only PORTD_CTRL Port control 0x0C0 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTD_MODEL mode low 0x0C4 read-write 0x00000000 0x00FFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTD_DOUT data out 0x0D0 read-write 0x00000000 0x0000003F DOUT Data output 0 6 read-write PORTD_DIN data in 0x0D4 read-only 0x00000000 0x0000003F DIN Data input 0 6 read-only LOCK No Description 0x300 write-only 0x0000A534 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Unlock code 42292 GPIOLOCKSTATUS No Description 0x310 read-only 0x00000000 0x00000001 LOCK GPIO LOCK status 0 1 read-only UNLOCKED Registers are unlocked 0 LOCKED Registers are locked 1 ABUSALLOC A Bus allocation 0x320 read-write 0x00000000 0x0F0F0F0F AEVEN0 A Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 AEVEN1 A Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 AODD0 A Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 AODD1 A Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 BBUSALLOC B Bus allocation 0x324 read-write 0x00000000 0x0F0F0F0F BEVEN0 B Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 BEVEN1 B Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 BODD0 B Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 BODD1 B Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 CDBUSALLOC CD Bus allocation 0x328 read-write 0x00000000 0x0F0F0F0F CDEVEN0 CD Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 CDEVEN1 CD Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 CDODD0 CD Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 CDODD1 CD Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 EXTIPSELL External Interrupt Port Select Low 0x400 read-write 0x00000000 0x33333333 EXTIPSEL0 External Interrupt Port Select 0 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL1 External Interrupt Port Select 4 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL2 External Interrupt Port Select 8 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL3 External Interrupt Port Select 12 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL4 External Interrupt Port Select 16 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL5 External Interrupt Port Select 20 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL6 External Interrupt Port Select 24 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL7 External Interrupt Port Select 28 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSELH External interrupt Port Select High 0x404 read-write 0x00000000 0x00003333 EXTIPSEL0 External Interrupt Port Select 0 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL1 External Interrupt Port Select 4 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL2 External Interrupt Port Select 8 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL3 External Interrupt Port Select 12 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPINSELL External Interrupt Pin Select Low 0x408 read-write 0x00000000 0x33333333 EXTIPINSEL0 External Interrupt Pin select 0 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL1 External Interrupt Pin select 4 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL2 External Interrupt Pin select 8 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL3 External Interrupt Pin select 12 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL4 External Interrupt Pin select 16 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL5 External Interrupt Pin select 20 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL6 External Interrupt Pin select 24 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL7 External Interrupt Pin select 28 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSELH External Interrupt Pin Select High 0x40C read-write 0x00000000 0x00003333 EXTIPINSEL0 External Interrupt Pin select 0 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL1 External Interrupt Pin select 4 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL2 External Interrupt Pin select 8 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL3 External Interrupt Pin select 12 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIRISE External Interrupt Rising Edge Trigger 0x410 read-write 0x00000000 0x00000FFF EXTIRISE EXT Int Rise 0 12 read-write EXTIFALL External Interrupt Falling Edge Trigger 0x414 read-write 0x00000000 0x00000FFF EXTIFALL EXT Int FALL 0 12 read-write IF Interrupt Flag 0x420 read-write 0x00000000 0x0FFF0FFF EXTIF0 External Pin Flag 0 1 read-write EXTIF1 External Pin Flag 1 1 read-write EXTIF2 External Pin Flag 2 1 read-write EXTIF3 External Pin Flag 3 1 read-write EXTIF4 External Pin Flag 4 1 read-write EXTIF5 External Pin Flag 5 1 read-write EXTIF6 External Pin Flag 6 1 read-write EXTIF7 External Pin Flag 7 1 read-write EXTIF8 External Pin Flag 8 1 read-write EXTIF9 External Pin Flag 9 1 read-write EXTIF10 External Pin Flag 10 1 read-write EXTIF11 External Pin Flag 11 1 read-write EM4WU EM4 wake up 16 12 read-write IEN Interrupt Enable 0x424 read-write 0x00000000 0x0FFF0FFF EXTIEN0 External Pin Enable 0 1 read-write EXTIEN1 External Pin Enable 1 1 read-write EXTIEN2 External Pin Enable 2 1 read-write EXTIEN3 External Pin Enable 3 1 read-write EXTIEN4 External Pin Enable 4 1 read-write EXTIEN5 External Pin Enable 5 1 read-write EXTIEN6 External Pin Enable 6 1 read-write EXTIEN7 External Pin Enable 7 1 read-write EXTIEN8 External Pin Enable 8 1 read-write EXTIEN9 External Pin Enable 9 1 read-write EXTIEN10 External Pin Enable 10 1 read-write EXTIEN11 External Pin Enable 11 1 read-write EM4WUIEN0 EM4 Wake Up Interrupt En 16 1 read-write EM4WUIEN1 EM4 Wake Up Interrupt En 17 1 read-write EM4WUIEN2 EM4 Wake Up Interrupt En 18 1 read-write EM4WUIEN3 EM4 Wake Up Interrupt En 19 1 read-write EM4WUIEN4 EM4 Wake Up Interrupt En 20 1 read-write EM4WUIEN5 EM4 Wake Up Interrupt En 21 1 read-write EM4WUIEN6 EM4 Wake Up Interrupt En 22 1 read-write EM4WUIEN7 EM4 Wake Up Interrupt En 23 1 read-write EM4WUIEN8 EM4 Wake Up Interrupt En 24 1 read-write EM4WUIEN9 EM4 Wake Up Interrupt En 25 1 read-write EM4WUIEN10 EM4 Wake Up Interrupt En 26 1 read-write EM4WUIEN11 EM4 Wake Up Interrupt En 27 1 read-write EM4WUEN No Description 0x42C read-write 0x00000000 0x0FFF0000 EM4WUEN EM4 wake up enable 16 12 read-write EM4WUPOL No Description 0x430 read-write 0x00000000 0x0FFF0000 EM4WUPOL EM4 Wake-Up Polarity 16 12 read-write DBGROUTEPEN No Description 0x440 read-write 0x0000000F 0x0000000F SWCLKTCKPEN Route Pin Enable 0 1 read-write SWDIOTMSPEN Route Location 0 1 1 read-write TDOPEN JTAG Test Debug Output Pin Enable 2 1 read-write TDIPEN JTAG Test Debug Input Pin Enable 3 1 read-write TRACEROUTEPEN No Description 0x444 read-write 0x00000000 0x0000003F SWVPEN Serial Wire Viewer Output Pin Enable 0 1 read-write TRACECLKPEN Trace Clk Pin Enable 1 1 read-write TRACEDATA0PEN Trace Data0 Pin Enable 2 1 read-write TRACEDATA1PEN Trace Data1 Pin Enable 3 1 read-write TRACEDATA2PEN Trace Data2 Pin Enable 4 1 read-write TRACEDATA3PEN Trace Data3 Pin Enable 5 1 read-write LCDSEG LCD Segment Enable 0x460 read-write 0x00000000 0x000FFFFF LCDSEGALLOC LCD Segment Allocation 0 20 read-write LCDCOM LCD Common Enable 0x470 read-write 0x00000000 0x0000000F LCDCOMALLOC LCD Common Allocation 0 4 read-write ACMP0_ROUTEEN ACMP0 pin enable 0x480 read-write 0x00000000 0x00000001 ACMPOUTPEN ACMPOUT pin enable control bit 0 1 read-write ACMP0_ACMPOUTROUTE ACMPOUT port/pin select 0x484 read-write 0x00000000 0x000F0003 PORT ACMPOUT port select register 0 2 read-write PIN ACMPOUT pin select register 16 4 read-write ACMP1_ROUTEEN ACMP1 pin enable 0x48C read-write 0x00000000 0x00000001 ACMPOUTPEN ACMPOUT pin enable control bit 0 1 read-write ACMP1_ACMPOUTROUTE ACMPOUT port/pin select 0x490 read-write 0x00000000 0x000F0003 PORT ACMPOUT port select register 0 2 read-write PIN ACMPOUT pin select register 16 4 read-write CMU_ROUTEEN CMU pin enable 0x498 read-write 0x00000000 0x0000000F CLKOUT0PEN CLKOUT0 pin enable control bit 0 1 read-write CLKOUT1PEN CLKOUT1 pin enable control bit 1 1 read-write CLKOUT2PEN CLKOUT2 pin enable control bit 2 1 read-write CMU_CLKIN0ROUTE CLKIN0 port/pin select 0x49C read-write 0x00000000 0x000F0003 PORT CLKIN0 port select register 0 2 read-write PIN CLKIN0 pin select register 16 4 read-write CMU_CLKOUT0ROUTE CLKOUT0 port/pin select 0x4A0 read-write 0x00000000 0x000F0003 PORT CLKOUT0 port select register 0 2 read-write PIN CLKOUT0 pin select register 16 4 read-write CMU_CLKOUT1ROUTE CLKOUT1 port/pin select 0x4A4 read-write 0x00000000 0x000F0003 PORT CLKOUT1 port select register 0 2 read-write PIN CLKOUT1 pin select register 16 4 read-write CMU_CLKOUT2ROUTE CLKOUT2 port/pin select 0x4A8 read-write 0x00000000 0x000F0003 PORT CLKOUT2 port select register 0 2 read-write PIN CLKOUT2 pin select register 16 4 read-write EUSART0_ROUTEEN EUSART0 pin enable 0x4C4 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART0_CSROUTE CS port/pin select 0x4C8 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART0_CTSROUTE CTS port/pin select 0x4CC read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART0_RTSROUTE RTS port/pin select 0x4D0 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART0_RXROUTE RX port/pin select 0x4D4 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART0_SCLKROUTE SCLK port/pin select 0x4D8 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART0_TXROUTE TX port/pin select 0x4DC read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write EUSART1_ROUTEEN EUSART1 pin enable 0x4E4 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART1_CSROUTE CS port/pin select 0x4E8 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART1_CTSROUTE CTS port/pin select 0x4EC read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART1_RTSROUTE RTS port/pin select 0x4F0 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART1_RXROUTE RX port/pin select 0x4F4 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART1_SCLKROUTE SCLK port/pin select 0x4F8 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART1_TXROUTE TX port/pin select 0x4FC read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write EUSART2_ROUTEEN EUSART2 pin enable 0x504 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART2_CSROUTE CS port/pin select 0x508 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART2_CTSROUTE CTS port/pin select 0x50C read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART2_RTSROUTE RTS port/pin select 0x510 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART2_RXROUTE RX port/pin select 0x514 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART2_SCLKROUTE SCLK port/pin select 0x518 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART2_TXROUTE TX port/pin select 0x51C read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write I2C0_ROUTEEN I2C0 pin enable 0x538 read-write 0x00000000 0x00000003 SCLPEN SCL pin enable control bit 0 1 read-write SDAPEN SDA pin enable control bit 1 1 read-write I2C0_SCLROUTE SCL port/pin select 0x53C read-write 0x00000000 0x000F0003 PORT SCL port select register 0 2 read-write PIN SCL pin select register 16 4 read-write I2C0_SDAROUTE SDA port/pin select 0x540 read-write 0x00000000 0x000F0003 PORT SDA port select register 0 2 read-write PIN SDA pin select register 16 4 read-write I2C1_ROUTEEN I2C1 pin enable 0x548 read-write 0x00000000 0x00000003 SCLPEN SCL pin enable control bit 0 1 read-write SDAPEN SDA pin enable control bit 1 1 read-write I2C1_SCLROUTE SCL port/pin select 0x54C read-write 0x00000000 0x000F0003 PORT SCL port select register 0 2 read-write PIN SCL pin select register 16 4 read-write I2C1_SDAROUTE SDA port/pin select 0x550 read-write 0x00000000 0x000F0003 PORT SDA port select register 0 2 read-write PIN SDA pin select register 16 4 read-write KEYSCAN_ROUTEEN KEYSCAN pin enable 0x558 read-write 0x00000000 0x000000FF COLOUT0PEN COLOUT0 pin enable control bit 0 1 read-write COLOUT1PEN COLOUT1 pin enable control bit 1 1 read-write COLOUT2PEN COLOUT2 pin enable control bit 2 1 read-write COLOUT3PEN COLOUT3 pin enable control bit 3 1 read-write COLOUT4PEN COLOUT4 pin enable control bit 4 1 read-write COLOUT5PEN COLOUT5 pin enable control bit 5 1 read-write COLOUT6PEN COLOUT6 pin enable control bit 6 1 read-write COLOUT7PEN COLOUT7 pin enable control bit 7 1 read-write KEYSCAN_COLOUT0ROUTE COLOUT0 port/pin select 0x55C read-write 0x00000000 0x000F0003 PORT COLOUT0 port select register 0 2 read-write PIN COLOUT0 pin select register 16 4 read-write KEYSCAN_COLOUT1ROUTE COLOUT1 port/pin select 0x560 read-write 0x00000000 0x000F0003 PORT COLOUT1 port select register 0 2 read-write PIN COLOUT1 pin select register 16 4 read-write KEYSCAN_COLOUT2ROUTE COLOUT2 port/pin select 0x564 read-write 0x00000000 0x000F0003 PORT COLOUT2 port select register 0 2 read-write PIN COLOUT2 pin select register 16 4 read-write KEYSCAN_COLOUT3ROUTE COLOUT3 port/pin select 0x568 read-write 0x00000000 0x000F0003 PORT COLOUT3 port select register 0 2 read-write PIN COLOUT3 pin select register 16 4 read-write KEYSCAN_COLOUT4ROUTE COLOUT4 port/pin select 0x56C read-write 0x00000000 0x000F0003 PORT COLOUT4 port select register 0 2 read-write PIN COLOUT4 pin select register 16 4 read-write KEYSCAN_COLOUT5ROUTE COLOUT5 port/pin select 0x570 read-write 0x00000000 0x000F0003 PORT COLOUT5 port select register 0 2 read-write PIN COLOUT5 pin select register 16 4 read-write KEYSCAN_COLOUT6ROUTE COLOUT6 port/pin select 0x574 read-write 0x00000000 0x000F0003 PORT COLOUT6 port select register 0 2 read-write PIN COLOUT6 pin select register 16 4 read-write KEYSCAN_COLOUT7ROUTE COLOUT7 port/pin select 0x578 read-write 0x00000000 0x000F0003 PORT COLOUT7 port select register 0 2 read-write PIN COLOUT7 pin select register 16 4 read-write KEYSCAN_ROWSENSE0ROUTE ROWSENSE0 port/pin select 0x57C read-write 0x00000000 0x000F0003 PORT ROWSENSE0 port select register 0 2 read-write PIN ROWSENSE0 pin select register 16 4 read-write KEYSCAN_ROWSENSE1ROUTE ROWSENSE1 port/pin select 0x580 read-write 0x00000000 0x000F0003 PORT ROWSENSE1 port select register 0 2 read-write PIN ROWSENSE1 pin select register 16 4 read-write KEYSCAN_ROWSENSE2ROUTE ROWSENSE2 port/pin select 0x584 read-write 0x00000000 0x000F0003 PORT ROWSENSE2 port select register 0 2 read-write PIN ROWSENSE2 pin select register 16 4 read-write KEYSCAN_ROWSENSE3ROUTE ROWSENSE3 port/pin select 0x588 read-write 0x00000000 0x000F0003 PORT ROWSENSE3 port select register 0 2 read-write PIN ROWSENSE3 pin select register 16 4 read-write KEYSCAN_ROWSENSE4ROUTE ROWSENSE4 port/pin select 0x58C read-write 0x00000000 0x000F0003 PORT ROWSENSE4 port select register 0 2 read-write PIN ROWSENSE4 pin select register 16 4 read-write KEYSCAN_ROWSENSE5ROUTE ROWSENSE5 port/pin select 0x590 read-write 0x00000000 0x000F0003 PORT ROWSENSE5 port select register 0 2 read-write PIN ROWSENSE5 pin select register 16 4 read-write LESENSE_ROUTEEN LESENSE pin enable 0x598 read-write 0x00000000 0x0000FFFF CH0OUTPEN CH0OUT pin enable control bit 0 1 read-write CH1OUTPEN CH1OUT pin enable control bit 1 1 read-write CH2OUTPEN CH2OUT pin enable control bit 2 1 read-write CH3OUTPEN CH3OUT pin enable control bit 3 1 read-write CH4OUTPEN CH4OUT pin enable control bit 4 1 read-write CH5OUTPEN CH5OUT pin enable control bit 5 1 read-write CH6OUTPEN CH6OUT pin enable control bit 6 1 read-write CH7OUTPEN CH7OUT pin enable control bit 7 1 read-write CH8OUTPEN CH8OUT pin enable control bit 8 1 read-write CH9OUTPEN CH9OUT pin enable control bit 9 1 read-write CH10OUTPEN CH10OUT pin enable control bit 10 1 read-write CH11OUTPEN CH11OUT pin enable control bit 11 1 read-write CH12OUTPEN CH12OUT pin enable control bit 12 1 read-write CH13OUTPEN CH13OUT pin enable control bit 13 1 read-write CH14OUTPEN CH14OUT pin enable control bit 14 1 read-write CH15OUTPEN CH15OUT pin enable control bit 15 1 read-write LESENSE_CH0OUTROUTE CH0OUT port/pin select 0x59C read-write 0x00000000 0x000F0003 PORT CH0OUT port select register 0 2 read-write PIN CH0OUT pin select register 16 4 read-write LESENSE_CH1OUTROUTE CH1OUT port/pin select 0x5A0 read-write 0x00000000 0x000F0003 PORT CH1OUT port select register 0 2 read-write PIN CH1OUT pin select register 16 4 read-write LESENSE_CH2OUTROUTE CH2OUT port/pin select 0x5A4 read-write 0x00000000 0x000F0003 PORT CH2OUT port select register 0 2 read-write PIN CH2OUT pin select register 16 4 read-write LESENSE_CH3OUTROUTE CH3OUT port/pin select 0x5A8 read-write 0x00000000 0x000F0003 PORT CH3OUT port select register 0 2 read-write PIN CH3OUT pin select register 16 4 read-write LESENSE_CH4OUTROUTE CH4OUT port/pin select 0x5AC read-write 0x00000000 0x000F0003 PORT CH4OUT port select register 0 2 read-write PIN CH4OUT pin select register 16 4 read-write LESENSE_CH5OUTROUTE CH5OUT port/pin select 0x5B0 read-write 0x00000000 0x000F0003 PORT CH5OUT port select register 0 2 read-write PIN CH5OUT pin select register 16 4 read-write LESENSE_CH6OUTROUTE CH6OUT port/pin select 0x5B4 read-write 0x00000000 0x000F0003 PORT CH6OUT port select register 0 2 read-write PIN CH6OUT pin select register 16 4 read-write LESENSE_CH7OUTROUTE CH7OUT port/pin select 0x5B8 read-write 0x00000000 0x000F0003 PORT CH7OUT port select register 0 2 read-write PIN CH7OUT pin select register 16 4 read-write LESENSE_CH8OUTROUTE CH8OUT port/pin select 0x5BC read-write 0x00000000 0x000F0003 PORT CH8OUT port select register 0 2 read-write PIN CH8OUT pin select register 16 4 read-write LESENSE_CH9OUTROUTE CH9OUT port/pin select 0x5C0 read-write 0x00000000 0x000F0003 PORT CH9OUT port select register 0 2 read-write PIN CH9OUT pin select register 16 4 read-write LESENSE_CH10OUTROUTE CH10OUT port/pin select 0x5C4 read-write 0x00000000 0x000F0003 PORT CH10OUT port select register 0 2 read-write PIN CH10OUT pin select register 16 4 read-write LESENSE_CH11OUTROUTE CH11OUT port/pin select 0x5C8 read-write 0x00000000 0x000F0003 PORT CH11OUT port select register 0 2 read-write PIN CH11OUT pin select register 16 4 read-write LESENSE_CH12OUTROUTE CH12OUT port/pin select 0x5CC read-write 0x00000000 0x000F0003 PORT CH12OUT port select register 0 2 read-write PIN CH12OUT pin select register 16 4 read-write LESENSE_CH13OUTROUTE CH13OUT port/pin select 0x5D0 read-write 0x00000000 0x000F0003 PORT CH13OUT port select register 0 2 read-write PIN CH13OUT pin select register 16 4 read-write LESENSE_CH14OUTROUTE CH14OUT port/pin select 0x5D4 read-write 0x00000000 0x000F0003 PORT CH14OUT port select register 0 2 read-write PIN CH14OUT pin select register 16 4 read-write LESENSE_CH15OUTROUTE CH15OUT port/pin select 0x5D8 read-write 0x00000000 0x000F0003 PORT CH15OUT port select register 0 2 read-write PIN CH15OUT pin select register 16 4 read-write LETIMER_ROUTEEN LETIMER pin enable 0x5E0 read-write 0x00000000 0x00000003 OUT0PEN OUT0 pin enable control bit 0 1 read-write OUT1PEN OUT1 pin enable control bit 1 1 read-write LETIMER_OUT0ROUTE OUT0 port/pin select 0x5E4 read-write 0x00000000 0x000F0003 PORT OUT0 port select register 0 2 read-write PIN OUT0 pin select register 16 4 read-write LETIMER_OUT1ROUTE OUT1 port/pin select 0x5E8 read-write 0x00000000 0x000F0003 PORT OUT1 port select register 0 2 read-write PIN OUT1 pin select register 16 4 read-write PCNT0_S0INROUTE S0IN port/pin select 0x63C read-write 0x00000000 0x000F0003 PORT S0IN port select register 0 2 read-write PIN S0IN pin select register 16 4 read-write PCNT0_S1INROUTE S1IN port/pin select 0x640 read-write 0x00000000 0x000F0003 PORT S1IN port select register 0 2 read-write PIN S1IN pin select register 16 4 read-write PRS0_ROUTEEN PRS0 pin enable 0x648 read-write 0x00000000 0x0000FFFF ASYNCH0PEN ASYNCH0 pin enable control bit 0 1 read-write ASYNCH1PEN ASYNCH1 pin enable control bit 1 1 read-write ASYNCH2PEN ASYNCH2 pin enable control bit 2 1 read-write ASYNCH3PEN ASYNCH3 pin enable control bit 3 1 read-write ASYNCH4PEN ASYNCH4 pin enable control bit 4 1 read-write ASYNCH5PEN ASYNCH5 pin enable control bit 5 1 read-write ASYNCH6PEN ASYNCH6 pin enable control bit 6 1 read-write ASYNCH7PEN ASYNCH7 pin enable control bit 7 1 read-write ASYNCH8PEN ASYNCH8 pin enable control bit 8 1 read-write ASYNCH9PEN ASYNCH9 pin enable control bit 9 1 read-write ASYNCH10PEN ASYNCH10 pin enable control bit 10 1 read-write ASYNCH11PEN ASYNCH11 pin enable control bit 11 1 read-write SYNCH0PEN SYNCH0 pin enable control bit 12 1 read-write SYNCH1PEN SYNCH1 pin enable control bit 13 1 read-write SYNCH2PEN SYNCH2 pin enable control bit 14 1 read-write SYNCH3PEN SYNCH3 pin enable control bit 15 1 read-write PRS0_ASYNCH0ROUTE ASYNCH0 port/pin select 0x64C read-write 0x00000000 0x000F0003 PORT ASYNCH0 port select register 0 2 read-write PIN ASYNCH0 pin select register 16 4 read-write PRS0_ASYNCH1ROUTE ASYNCH1 port/pin select 0x650 read-write 0x00000000 0x000F0003 PORT ASYNCH1 port select register 0 2 read-write PIN ASYNCH1 pin select register 16 4 read-write PRS0_ASYNCH2ROUTE ASYNCH2 port/pin select 0x654 read-write 0x00000000 0x000F0003 PORT ASYNCH2 port select register 0 2 read-write PIN ASYNCH2 pin select register 16 4 read-write PRS0_ASYNCH3ROUTE ASYNCH3 port/pin select 0x658 read-write 0x00000000 0x000F0003 PORT ASYNCH3 port select register 0 2 read-write PIN ASYNCH3 pin select register 16 4 read-write PRS0_ASYNCH4ROUTE ASYNCH4 port/pin select 0x65C read-write 0x00000000 0x000F0003 PORT ASYNCH4 port select register 0 2 read-write PIN ASYNCH4 pin select register 16 4 read-write PRS0_ASYNCH5ROUTE ASYNCH5 port/pin select 0x660 read-write 0x00000000 0x000F0003 PORT ASYNCH5 port select register 0 2 read-write PIN ASYNCH5 pin select register 16 4 read-write PRS0_ASYNCH6ROUTE ASYNCH6 port/pin select 0x664 read-write 0x00000000 0x000F0003 PORT ASYNCH6 port select register 0 2 read-write PIN ASYNCH6 pin select register 16 4 read-write PRS0_ASYNCH7ROUTE ASYNCH7 port/pin select 0x668 read-write 0x00000000 0x000F0003 PORT ASYNCH7 port select register 0 2 read-write PIN ASYNCH7 pin select register 16 4 read-write PRS0_ASYNCH8ROUTE ASYNCH8 port/pin select 0x66C read-write 0x00000000 0x000F0003 PORT ASYNCH8 port select register 0 2 read-write PIN ASYNCH8 pin select register 16 4 read-write PRS0_ASYNCH9ROUTE ASYNCH9 port/pin select 0x670 read-write 0x00000000 0x000F0003 PORT ASYNCH9 port select register 0 2 read-write PIN ASYNCH9 pin select register 16 4 read-write PRS0_ASYNCH10ROUTE ASYNCH10 port/pin select 0x674 read-write 0x00000000 0x000F0003 PORT ASYNCH10 port select register 0 2 read-write PIN ASYNCH10 pin select register 16 4 read-write PRS0_ASYNCH11ROUTE ASYNCH11 port/pin select 0x678 read-write 0x00000000 0x000F0003 PORT ASYNCH11 port select register 0 2 read-write PIN ASYNCH11 pin select register 16 4 read-write PRS0_SYNCH0ROUTE SYNCH0 port/pin select 0x67C read-write 0x00000000 0x000F0003 PORT SYNCH0 port select register 0 2 read-write PIN SYNCH0 pin select register 16 4 read-write PRS0_SYNCH1ROUTE SYNCH1 port/pin select 0x680 read-write 0x00000000 0x000F0003 PORT SYNCH1 port select register 0 2 read-write PIN SYNCH1 pin select register 16 4 read-write PRS0_SYNCH2ROUTE SYNCH2 port/pin select 0x684 read-write 0x00000000 0x000F0003 PORT SYNCH2 port select register 0 2 read-write PIN SYNCH2 pin select register 16 4 read-write PRS0_SYNCH3ROUTE SYNCH3 port/pin select 0x688 read-write 0x00000000 0x000F0003 PORT SYNCH3 port select register 0 2 read-write PIN SYNCH3 pin select register 16 4 read-write SYXO0_BUFOUTREQINASYNCROUTE BUFOUTREQINASYNC port/pin select 0x6F0 read-write 0x00000000 0x000F0003 PORT BUFOUTREQINASYNC port select register 0 2 read-write PIN BUFOUTREQINASYNC pin select register 16 4 read-write TIMER0_ROUTEEN TIMER0 pin enable 0x6F8 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER0_CC0ROUTE CC0 port/pin select 0x6FC read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER0_CC1ROUTE CC1 port/pin select 0x700 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER0_CC2ROUTE CC2 port/pin select 0x704 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER0_CDTI0ROUTE CDTI0 port/pin select 0x708 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER0_CDTI1ROUTE CDTI1 port/pin select 0x70C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER0_CDTI2ROUTE CDTI2 port/pin select 0x710 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER1_ROUTEEN TIMER1 pin enable 0x718 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER1_CC0ROUTE CC0 port/pin select 0x71C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER1_CC1ROUTE CC1 port/pin select 0x720 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER1_CC2ROUTE CC2 port/pin select 0x724 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER1_CDTI0ROUTE CDTI0 port/pin select 0x728 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER1_CDTI1ROUTE CDTI1 port/pin select 0x72C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER1_CDTI2ROUTE CDTI2 port/pin select 0x730 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER2_ROUTEEN TIMER2 pin enable 0x738 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER2_CC0ROUTE CC0 port/pin select 0x73C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER2_CC1ROUTE CC1 port/pin select 0x740 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER2_CC2ROUTE CC2 port/pin select 0x744 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER2_CDTI0ROUTE CDTI0 port/pin select 0x748 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER2_CDTI1ROUTE CDTI1 port/pin select 0x74C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER2_CDTI2ROUTE CDTI2 port/pin select 0x750 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER3_ROUTEEN TIMER3 pin enable 0x758 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER3_CC0ROUTE CC0 port/pin select 0x75C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER3_CC1ROUTE CC1 port/pin select 0x760 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER3_CC2ROUTE CC2 port/pin select 0x764 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER3_CDTI0ROUTE CDTI0 port/pin select 0x768 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER3_CDTI1ROUTE CDTI1 port/pin select 0x76C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER3_CDTI2ROUTE CDTI2 port/pin select 0x770 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER4_ROUTEEN TIMER4 pin enable 0x778 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER4_CC0ROUTE CC0 port/pin select 0x77C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER4_CC1ROUTE CC1 port/pin select 0x780 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER4_CC2ROUTE CC2 port/pin select 0x784 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER4_CDTI0ROUTE CDTI0 port/pin select 0x788 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER4_CDTI1ROUTE CDTI1 port/pin select 0x78C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER4_CDTI2ROUTE CDTI2 port/pin select 0x790 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write USART0_ROUTEEN USART0 pin enable 0x798 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write CLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write USART0_CSROUTE CS port/pin select 0x79C read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write USART0_CTSROUTE CTS port/pin select 0x7A0 read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write USART0_RTSROUTE RTS port/pin select 0x7A4 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write USART0_RXROUTE RX port/pin select 0x7A8 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write USART0_CLKROUTE SCLK port/pin select 0x7AC read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write USART0_TXROUTE TX port/pin select 0x7B0 read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write LDMA_S 0 LDMA_S Registers 0x40040000 0x00000000 0x00001000 registers LDMA 22 IPVERSION No Description 0x000 read-only 0x00000000 0x000000FF IPVERSION IPVERSION 0 8 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN LDMA module enable and disable register 0 1 read-write CTRL No Description 0x008 read-write 0x1E000000 0x9F000000 NUMFIXED Number of Fixed Priority Channels 24 5 read-write CORERST Reset DMA controller 31 1 read-write STATUS No Description 0x00C read-only 0x1F100000 0x1F1F1FFB ANYBUSY Any DMA Channel Busy 0 1 read-only ANYREQ Any DMA Channel Request Pending 1 1 read-only CHGRANT Granted Channel Number 3 5 read-only CHERROR Errant Channel Number 8 5 read-only FIFOLEVEL FIFO Level 16 5 read-only CHNUM Number of Channels 24 5 read-only SYNCSWSET No Description 0x010 write-only 0x00000000 0x000000FF SYNCSWSET DMA SYNC Software Trigger Set 0 8 write-only SYNCSWCLR No Description 0x014 write-only 0x00000000 0x000000FF SYNCSWCLR DMA SYNC Software Trigger Clear 0 8 write-only SYNCHWEN No Description 0x018 read-write 0x00000000 0x00FF00FF SYNCSETEN Hardware Sync Trigger Set Enable 0 8 read-write SYNCCLREN Hardware Sync Trigger Clear Enable 16 8 read-write SYNCHWSEL No Description 0x01C read-write 0x00000000 0x00FF00FF SYNCSETEDGE Hardware Sync Trigger Set Edge Select 0 8 read-write RISE Use rising edge detection 0 FALL Use falling edge detection 1 SYNCCLREDGE Hardware Sync Trigger Clear Edge Select 16 8 read-write RISE Use rising edge detection 0 FALL Use falling edge detection 1 SYNCSTATUS No Description 0x020 read-only 0x00000000 0x000000FF SYNCTRIG sync trig status 0 8 read-only CHEN No Description 0x024 write-only 0x00000000 0x000000FF CHEN Channel Enables 0 8 write-only CHDIS No Description 0x028 write-only 0x00000000 0x000000FF CHDIS DMA Channel disable 0 8 write-only CHSTATUS No Description 0x02C read-only 0x00000000 0x000000FF CHSTATUS DMA Channel Status 0 8 read-only CHBUSY No Description 0x030 read-only 0x00000000 0x000000FF BUSY Channels Busy 0 8 read-only CHDONE No Description 0x034 read-write 0x00000000 0x000000FF CHDONE0 DMA Channel Link done intr flag 0 1 read-write CHDONE1 DMA Channel Link done intr flag 1 1 read-write CHDONE2 DMA Channel Link done intr flag 2 1 read-write CHDONE3 DMA Channel Link done intr flag 3 1 read-write CHDONE4 DMA Channel Link done intr flag 4 1 read-write CHDONE5 DMA Channel Link done intr flag 5 1 read-write CHDONE6 DMA Channel Link done intr flag 6 1 read-write CHDONE7 DMA Channel Link done intr flag 7 1 read-write DBGHALT No Description 0x038 read-write 0x00000000 0x000000FF DBGHALT DMA Debug Halt 0 8 read-write SWREQ No Description 0x03C write-only 0x00000000 0x000000FF SWREQ Software Transfer Requests 0 8 write-only REQDIS No Description 0x040 read-write 0x00000000 0x000000FF REQDIS DMA Request Disables 0 8 read-write REQPEND No Description 0x044 read-only 0x00000000 0x000000FF REQPEND DMA Requests Pending 0 8 read-only LINKLOAD No Description 0x048 write-only 0x00000000 0x000000FF LINKLOAD DMA Link Loads 0 8 write-only REQCLEAR No Description 0x04C write-only 0x00000000 0x000000FF REQCLEAR DMA Request Clear 0 8 write-only IF No Description 0x050 read-write 0x00000000 0x800000FF DONE0 DMA Structure Operation Done 0 1 read-write DONE1 DMA Structure Operation Done 1 1 read-write DONE2 DMA Structure Operation Done 2 1 read-write DONE3 DMA Structure Operation Done 3 1 read-write DONE4 DMA Structure Operation Done 4 1 read-write DONE5 DMA Structure Operation Done 5 1 read-write DONE6 DMA Structure Operation Done 6 1 read-write DONE7 DMA Structure Operation Done 7 1 read-write ERROR Error Flag 31 1 read-write IEN No Description 0x054 read-write 0x00000000 0x800000FF CHDONE Enable or disable the done interrupt 0 8 read-write ERROR Enable or disable the error interrupt 31 1 read-write CH0_CFG No Description 0x05C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH0_LOOP No Description 0x060 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH0_CTRL No Description 0x064 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH0_SRC No Description 0x068 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH0_DST No Description 0x06C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH0_LINK No Description 0x070 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH1_CFG No Description 0x08C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH1_LOOP No Description 0x090 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH1_CTRL No Description 0x094 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH1_SRC No Description 0x098 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH1_DST No Description 0x09C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH1_LINK No Description 0x0A0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH2_CFG No Description 0x0BC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH2_LOOP No Description 0x0C0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH2_CTRL No Description 0x0C4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH2_SRC No Description 0x0C8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH2_DST No Description 0x0CC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH2_LINK No Description 0x0D0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH3_CFG No Description 0x0EC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH3_LOOP No Description 0x0F0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH3_CTRL No Description 0x0F4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH3_SRC No Description 0x0F8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH3_DST No Description 0x0FC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH3_LINK No Description 0x100 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH4_CFG No Description 0x11C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH4_LOOP No Description 0x120 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH4_CTRL No Description 0x124 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH4_SRC No Description 0x128 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH4_DST No Description 0x12C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH4_LINK No Description 0x130 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH5_CFG No Description 0x14C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH5_LOOP No Description 0x150 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH5_CTRL No Description 0x154 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH5_SRC No Description 0x158 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH5_DST No Description 0x15C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH5_LINK No Description 0x160 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH6_CFG No Description 0x17C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH6_LOOP No Description 0x180 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH6_CTRL No Description 0x184 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH6_SRC No Description 0x188 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH6_DST No Description 0x18C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH6_LINK No Description 0x190 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH7_CFG No Description 0x1AC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH7_LOOP No Description 0x1B0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH7_CTRL No Description 0x1B4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH7_SRC No Description 0x1B8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH7_DST No Description 0x1BC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH7_LINK No Description 0x1C0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write LDMAXBAR_S 2 LDMAXBAR_S Registers 0x40044000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CH0_REQSEL No Description 0x004 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH1_REQSEL No Description 0x008 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH2_REQSEL No Description 0x00C read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH3_REQSEL No Description 0x010 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH4_REQSEL No Description 0x014 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH5_REQSEL No Description 0x018 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH6_REQSEL No Description 0x01C read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH7_REQSEL No Description 0x020 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write TIMER0_S 1 TIMER0_S Registers 0x40048000 0x00000000 0x00001000 registers TIMER0 4 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0xFFFFFFFF TOP Counter Top Value 0 32 read-write TOPB No Description 0x020 read-write 0x00000000 0xFFFFFFFF TOPB Counter Top Buffer Register 0 32 read-write CNT No Description 0x024 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER1_S 1 TIMER1_S Registers 0x4004C000 0x00000000 0x00001000 registers TIMER1 5 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER2_S 1 TIMER2_S Registers 0x40050000 0x00000000 0x00001000 registers TIMER2 6 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER3_S 1 TIMER3_S Registers 0x40054000 0x00000000 0x00001000 registers TIMER3 7 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER4_S 1 TIMER4_S Registers 0x40058000 0x00000000 0x00001000 registers TIMER4 8 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 USART0_S 0 USART0_S Registers 0x4005C000 0x00000000 0x00001000 registers USART0_RX 9 USART0_TX 10 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN USART Enable 0 1 read-write CTRL No Description 0x008 read-write 0x00000000 0xF3FFFF7F SYNC USART Synchronous Mode 0 1 read-write DISABLE The USART operates in asynchronous mode 0 ENABLE The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from U(S)n_RX 0 ENABLE The receiver is connected to and receives data from U(S)n_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 2 read-write X16 Regular UART mode with 16X oversampling in asynchronous mode 0 X8 Double speed with 8X oversampling in asynchronous mode 1 X6 6X oversampling in asynchronous mode 2 X4 Quadruple speed with 4X oversampling in asynchronous mode 3 CLKPOL Clock Polarity 8 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge For Setup/Sample 9 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 CSMA Action On Chip Select In Main Mode 11 1 read-write NOACTION No action taken 0 GOTOSLAVEMODE Go to secondary mode 1 TXBIL TX Buffer Interrupt Level 12 1 read-write EMPTY TXBL and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALFFULL TXBL and TXBLIF are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full. 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to U(S)n_TX 0 ENABLE Output from the transmitter is inverted before it is passed to U(S)n_TX 1 CSINV Chip Select Invert 15 1 read-write DISABLE Chip select is active low 0 ENABLE Chip select is active high 1 AUTOCS Automatic Chip Select 16 1 read-write AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on U(S)n_TX when the transmitter is idle is defined by TXINV 0 ENABLE U(S)n_TX is tristated whenever the transmitter is idle 1 SCMODE SmartCard Mode 18 1 read-write SCRETRANS SmartCard Retransmit 19 1 read-write SKIPPERRF Skip Parity Error Frames 20 1 read-write BIT8DV Bit 8 Default Value 21 1 read-write ERRSDMA Halt DMA On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the USART 0 ENABLE DMA requests from the USART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 SSSEARLY Synchronous Secondary Setup Early 25 1 read-write BYTESWAP Byteswap In Double Accesses 28 1 read-write DISABLE Normal byte order 0 ENABLE Byte order swapped 1 AUTOTX Always Transmit When RX Not Full 29 1 read-write MVDIS Majority Vote Disable 30 1 read-write SMSDELAY Synchronous Main Sample Delay 31 1 read-write FRAME No Description 0x00C read-write 0x00001005 0x0000330F DATABITS Data-Bit Mode 0 4 read-write FOUR Each frame contains 4 data bits 1 FIVE Each frame contains 5 data bits 2 SIX Each frame contains 6 data bits 3 SEVEN Each frame contains 7 data bits 4 EIGHT Each frame contains 8 data bits 5 NINE Each frame contains 9 data bits 6 TEN Each frame contains 10 data bits 7 ELEVEN Each frame contains 11 data bits 8 TWELVE Each frame contains 12 data bits 9 THIRTEEN Each frame contains 13 data bits 10 FOURTEEN Each frame contains 14 data bits 11 FIFTEEN Each frame contains 15 data bits 12 SIXTEEN Each frame contains 16 data bits 13 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 TRIGCTRL No Description 0x010 read-write 0x00000000 0x00001FF0 RXTEN Receive Trigger Enable 4 1 read-write TXTEN Transmit Trigger Enable 5 1 read-write AUTOTXTEN AUTOTX Trigger Enable 6 1 read-write TXARX0EN Enable Transmit Trigger after RX End of 7 1 read-write TXARX1EN Enable Transmit Trigger after RX End of 8 1 read-write TXARX2EN Enable Transmit Trigger after RX End of 9 1 read-write RXATX0EN Enable Receive Trigger after TX end of f 10 1 read-write RXATX1EN Enable Receive Trigger after TX end of f 11 1 read-write RXATX2EN Enable Receive Trigger after TX end of f 12 1 read-write CMD No Description 0x014 write-only 0x00000000 0x00000FFF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only MASTEREN Main Mode Enable 4 1 write-only MASTERDIS Main Mode Disable 5 1 write-only RXBLOCKEN Receiver Block Enable 6 1 write-only RXBLOCKDIS Receiver Block Disable 7 1 write-only TXTRIEN Transmitter Tristate Enable 8 1 write-only TXTRIDIS Transmitter Tristate Disable 9 1 write-only CLEARTX Clear TX 10 1 write-only CLEARRX Clear RX 11 1 write-only STATUS No Description 0x018 read-only 0x00002040 0x00037FFF RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only MASTER SPI Main Mode 2 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXBL TX Buffer Level 6 1 read-only RXDATAV RX Data Valid 7 1 read-only RXFULL RX FIFO Full 8 1 read-only TXBDRIGHT TX Buffer Expects Double Right Data 9 1 read-only TXBSRIGHT TX Buffer Expects Single Right Data 10 1 read-only RXDATAVRIGHT RX Data Right 11 1 read-only RXFULLRIGHT RX Full of Right Data 12 1 read-only TXIDLE TX Idle 13 1 read-only TIMERRESTARTED The USART Timer restarted itself 14 1 read-only TXBUFCNT TX Buffer Count 16 2 read-only CLKDIV No Description 0x01C read-write 0x00000000 0x807FFFF8 DIV Fractional Clock Divider 3 20 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write RXDATAX No Description 0x020 read-only 0x00000000 0x0000C1FF RXDATA RX Data 0 9 read-only PERR Data Parity Error 14 1 read-only FERR Data Framing Error 15 1 read-only RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLEX No Description 0x028 read-only 0x00000000 0xC1FFC1FF RXDATA0 RX Data 0 0 9 read-only PERR0 Data Parity Error 0 14 1 read-only FERR0 Data Framing Error 0 15 1 read-only RXDATA1 RX Data 1 16 9 read-only PERR1 Data Parity Error 1 30 1 read-only FERR1 Data Framing Error 1 31 1 read-only RXDOUBLE No Description 0x02C read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAXP No Description 0x030 read-only 0x00000000 0x0000C1FF RXDATAP RX Data Peek 0 9 read-only PERRP Data Parity Error Peek 14 1 read-only FERRP Data Framing Error Peek 15 1 read-only RXDOUBLEXP No Description 0x034 read-only 0x00000000 0xC1FFC1FF RXDATAP0 RX Data 0 Peek 0 9 read-only PERRP0 Data Parity Error 0 Peek 14 1 read-only FERRP0 Data Framing Error 0 Peek 15 1 read-only RXDATAP1 RX Data 1 Peek 16 9 read-only PERRP1 Data Parity Error 1 Peek 30 1 read-only FERRP1 Data Framing Error 1 Peek 31 1 read-only TXDATAX No Description 0x038 write-only 0x00000000 0x0000F9FF TXDATAX TX Data 0 9 write-only UBRXAT Unblock RX After Transmission 11 1 write-only TXTRIAT Set TXTRI After Transmission 12 1 write-only TXBREAK Transmit Data As Break 13 1 write-only TXDISAT Clear TXEN After Transmission 14 1 write-only RXENAT Enable RX After Transmission 15 1 write-only TXDATA No Description 0x03C write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLEX No Description 0x040 write-only 0x00000000 0xF9FFF9FF TXDATA0 TX Data 0 9 write-only UBRXAT0 Unblock RX After Transmission 11 1 write-only TXTRIAT0 Set TXTRI After Transmission 12 1 write-only TXBREAK0 Transmit Data As Break 13 1 write-only TXDISAT0 Clear TXEN After Transmission 14 1 write-only RXENAT0 Enable RX After Transmission 15 1 write-only TXDATA1 TX Data 16 9 write-only UBRXAT1 Unblock RX After Transmission 27 1 write-only TXTRIAT1 Set TXTRI After Transmission 28 1 write-only TXBREAK1 Transmit Data As Break 29 1 write-only TXDISAT1 Clear TXEN After Transmission 30 1 write-only RXENAT1 Enable RX After Transmission 31 1 write-only TXDOUBLE No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x048 read-write 0x00000002 0x0001FFFF TXC TX Complete Interrupt Flag 0 1 read-write TXBL TX Buffer Level Interrupt Flag 1 1 read-write RXDATAV RX Data Valid Interrupt Flag 2 1 read-write RXFULL RX Buffer Full Interrupt Flag 3 1 read-write RXOF RX Overflow Interrupt Flag 4 1 read-write RXUF RX Underflow Interrupt Flag 5 1 read-write TXOF TX Overflow Interrupt Flag 6 1 read-write TXUF TX Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write SSM Chip-Select In Main Mode Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write TCMP0 Timer comparator 0 Interrupt Flag 14 1 read-write TCMP1 Timer comparator 1 Interrupt Flag 15 1 read-write TCMP2 Timer comparator 2 Interrupt Flag 16 1 read-write IEN No Description 0x04C read-write 0x00000000 0x0001FFFF TXC TX Complete Interrupt Enable 0 1 read-write TXBL TX Buffer Level Interrupt Enable 1 1 read-write RXDATAV RX Data Valid Interrupt Enable 2 1 read-write RXFULL RX Buffer Full Interrupt Enable 3 1 read-write RXOF RX Overflow Interrupt Enable 4 1 read-write RXUF RX Underflow Interrupt Enable 5 1 read-write TXOF TX Overflow Interrupt Enable 6 1 read-write TXUF TX Underflow Interrupt Enable 7 1 read-write PERR Parity Error Interrupt Enable 8 1 read-write FERR Framing Error Interrupt Enable 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write SSM Chip-Select In Main Mode Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Enable 12 1 read-write TXIDLE TX Idle Interrupt Enable 13 1 read-write TCMP0 Timer comparator 0 Interrupt Enable 14 1 read-write TCMP1 Timer comparator 1 Interrupt Enable 15 1 read-write TCMP2 Timer comparator 2 Interrupt Enable 16 1 read-write IRCTRL No Description 0x050 read-write 0x00000000 0x0000008F IREN Enable IrDA Module 0 1 read-write IRPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 I2SCTRL No Description 0x054 read-write 0x00000000 0x0000071F EN Enable I2S Mode 0 1 read-write MONO Stero or Mono 1 1 read-write JUSTIFY Justification of I2S Data 2 1 read-write LEFT Data is left-justified 0 RIGHT Data is right-justified 1 DMASPLIT Separate DMA Request For Left/Right Data 3 1 read-write DELAY Delay on I2S data 4 1 read-write FORMAT I2S Word Format 8 3 read-write W32D32 32-bit word, 32-bit data 0 W32D24M 32-bit word, 32-bit data with 8 lsb masked 1 W32D24 32-bit word, 24-bit data 2 W32D16 32-bit word, 16-bit data 3 W32D8 32-bit word, 8-bit data 4 W16D16 16-bit word, 16-bit data 5 W16D8 16-bit word, 8-bit data 6 W8D8 8-bit word, 8-bit data 7 TIMING No Description 0x058 read-write 0x00000000 0x77770000 TXDELAY TX frame start delay 16 3 read-write DISABLE Disable - TXDELAY in USARTn_CTRL can be used for legacy 0 ONE Start of transmission is delayed for 1 baud-times 1 TWO Start of transmission is delayed for 2 baud-times 2 THREE Start of transmission is delayed for 3 baud-times 3 SEVEN Start of transmission is delayed for 7 baud-times 4 TCMP0 Start of transmission is delayed for TCMPVAL0 baud-times 5 TCMP1 Start of transmission is delayed for TCMPVAL1 baud-times 6 TCMP2 Start of transmission is delayed for TCMPVAL2 baud-times 7 CSSETUP Chip Select Setup 20 3 read-write ZERO CS is not asserted before start of transmission 0 ONE CS is asserted for 1 baud-times before start of transmission 1 TWO CS is asserted for 2 baud-times before start of transmission 2 THREE CS is asserted for 3 baud-times before start of transmission 3 SEVEN CS is asserted for 7 baud-times before start of transmission 4 TCMP0 CS is asserted before the start of transmission for TCMPVAL0 baud-times 5 TCMP1 CS is asserted before the start of transmission for TCMPVAL1 baud-times 6 TCMP2 CS is asserted before the start of transmission for TCMPVAL2 baud-times 7 ICS Inter-character spacing 24 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times before start of transmission 1 TWO Create a space of 2 baud-times before start of transmission 2 THREE Create a space of 3 baud-times before start of transmission 3 SEVEN Create a space of 7 baud-times before start of transmission 4 TCMP0 Create a space of before the start of transmission for TCMPVAL0 baud-times 5 TCMP1 Create a space of before the start of transmission for TCMPVAL1 baud-times 6 TCMP2 Create a space of before the start of transmission for TCMPVAL2 baud-times 7 CSHOLD Chip Select Hold 28 3 read-write ZERO Disable CS being asserted after the end of transmission 0 ONE CS is asserted for 1 baud-times after the end of transmission 1 TWO CS is asserted for 2 baud-times after the end of transmission 2 THREE CS is asserted for 3 baud-times after the end of transmission 3 SEVEN CS is asserted for 7 baud-times after the end of transmission 4 TCMP0 CS is asserted after the end of transmission for TCMPVAL0 baud-times 5 TCMP1 CS is asserted after the end of transmission for TCMPVAL1 baud-times 6 TCMP2 CS is asserted after the end of transmission for TCMPVAL2 baud-times 7 CTRLX No Description 0x05C read-write 0x00000000 0x8000808F DBGHALT Debug halt 0 1 read-write DISABLE Continue to transmit until TX buffer is empty 0 ENABLE Negate RTS to stop link partner's transmission during debug HALT. NOTE** The core clock should be equal to or faster than the peripheral clock; otherwise, each single step could transmit multiple frames instead of just transmitting one frame. 1 CTSINV CTS Pin Inversion 1 1 read-write DISABLE The USn_CTS pin is low true 0 ENABLE The USn_CTS pin is high true 1 CTSEN CTS Function enabled 2 1 read-write DISABLE Ingore CTS 0 ENABLE Stop transmitting when CTS is negated 1 RTSINV RTS Pin Inversion 3 1 read-write DISABLE The USn_RTS pin is low true 0 ENABLE The USn_RTS pin is high true 1 RXPRSEN PRS RX Enable 7 1 read-write CLKPRSEN PRS CLK Enable 15 1 read-write TIMECMP0 No Description 0x060 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 0. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 0 is disabled 0 TXEOF Comparator 0 and timer are started at TX end of frame 1 TXC Comparator 0 and timer are started at TX Complete 2 RXACT Comparator 0 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 0 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 0 20 3 read-write TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event 0 TXST Comparator 0 is disabled at TX start TX Engine 1 RXACT Comparator 0 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 0 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP0 24 1 read-write DISABLE Disable the timer restarting on TCMP0 0 ENABLE Enable the timer restarting on TCMP0 1 TIMECMP1 No Description 0x064 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 1. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 1 is disabled 0 TXEOF Comparator 1 and timer are started at TX end of frame 1 TXC Comparator 1 and timer are started at TX Complete 2 RXACT Comparator 1 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 1 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 1 20 3 read-write TCMP1 Comparator 1 is disabled when the counter equals TCMPVAL and triggers a TCMP1 event 0 TXST Comparator 1 is disabled at TX start TX Engine 1 RXACT Comparator 1 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 1 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP1 24 1 read-write DISABLE Disable the timer restarting on TCMP1 0 ENABLE Enable the timer restarting on TCMP1 1 TIMECMP2 No Description 0x068 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 2. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 2 is disabled 0 TXEOF Comparator 2 and timer are started at TX end of frame 1 TXC Comparator 2 and timer are started at TX Complete 2 RXACT Comparator 2 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 2 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 2 20 3 read-write TCMP2 Comparator 2 is disabled when the counter equals TCMPVAL and triggers a TCMP2 event 0 TXST Comparator 2 is disabled at TX start TX Engine 1 RXACT Comparator 2 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 2 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP2 24 1 read-write DISABLE Disable the timer restarting on TCMP2 0 ENABLE Enable the timer restarting on TCMP2 1 BURTC_S 1 BURTC_S Registers 0x40064000 0x00000000 0x00001000 registers BURTC 18 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN BURTC Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG No Description 0x008 read-write 0x00000000 0x000000F3 DEBUGRUN Debug Mode Run Enable 0 1 read-write X0 BURTC is frozen in debug mode 0 X1 BURTC is running in debug mode 1 COMPTOP Compare Channel is Top Value 1 1 read-write DISABLE The top value of the BURTC is 4294967295 (0xFFFFFFFF) 0 ENABLE The top value of the BURTC is given by COMP 1 CNTPRESC Counter prescaler value. 4 4 read-write DIV1 CLK_CNT = (BURTC LF CLK)/1 0 DIV2 CLK_CNT = (BURTC LF CLK)/2 1 DIV4 CLK_CNT = (BURTC LF CLK)/4 2 DIV8 CLK_CNT = (BURTC LF CLK)/8 3 DIV16 CLK_CNT = (BURTC LF CLK)/16 4 DIV32 CLK_CNT = (BURTC LF CLK)/32 5 DIV64 CLK_CNT = (BURTC LF CLK)/64 6 DIV128 CLK_CNT = (BURTC LF CLK)/128 7 DIV256 CLK_CNT = (BURTC LF CLK)/256 8 DIV512 CLK_CNT = (BURTC LF CLK)/512 9 DIV1024 CLK_CNT = (BURTC LF CLK)/1024 10 DIV2048 CLK_CNT = (BURTC LF CLK)/2048 11 DIV4096 CLK_CNT = (BURTC LF CLK)/4096 12 DIV8192 CLK_CNT = (BURTC LF CLK)/8192 13 DIV16384 CLK_CNT = (BURTC LF CLK)/16384 14 DIV32768 CLK_CNT = (BURTC LF CLK)/32768 15 CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start BURTC counter 0 1 write-only STOP Stop BURTC counter 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x00000003 RUNNING BURTC running status 0 1 read-only LOCK Configuration Lock Status 1 1 read-only UNLOCKED All BURTC lockable registers are unlocked. 0 LOCKED All BURTC lockable registers are locked. 1 IF No Description 0x014 read-write 0x00000000 0x00000003 OF Overflow Interrupt Flag 0 1 read-write COMP Compare Match Interrupt Flag 1 1 read-write IEN No Description 0x018 read-write 0x00000000 0x00000003 OF Overflow Interrupt Flag 0 1 read-write COMP Compare Match Interrupt Flag 1 1 read-write PRECNT No Description 0x01C read-write 0x00000000 0x00007FFF PRECNT Pre-Counter Value 0 15 read-write CNT No Description 0x020 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write EM4WUEN No Description 0x024 read-write 0x00000000 0x00000003 OFEM4WUEN Overflow EM4 Wakeup Enable 0 1 read-write COMPEM4WUEN Compare Match EM4 Wakeup Enable 1 1 read-write SYNCBUSY No Description 0x028 read-only 0x00000000 0x0000001F START Sync busy for START 0 1 read-only STOP Sync busy for STOP 1 1 read-only PRECNT Sync busy for PRECNT 2 1 read-only CNT Sync busy for CNT 3 1 read-only COMP Sync busy for COMP 4 1 read-only LOCK No Description 0x02C write-only 0x0000AEE8 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unlock all BURTC lockable registers 44776 COMP No Description 0x030 read-write 0x00000000 0xFFFFFFFF COMP Compare Value 0 32 read-write I2C1_S 0 I2C1_S Registers 0x40068000 0x00000000 0x00001000 registers I2C1 29 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN module enable 0 1 read-write DISABLE Disable Peripheral Clock 0 ENABLE Enable Peripheral Clock 1 CTRL No Description 0x008 read-write 0x00000000 0x0037B3FF CORERST Soft Reset the internal state registers 0 1 read-write DISABLE No change to internal state registers 0 ENABLE Reset the internal state registers 1 SLAVE Addressable as Follower 1 1 read-write DISABLE All addresses will be responded to with a NACK 0 ENABLE Addresses matching the programmed follower address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK. 1 AUTOACK Automatic Acknowledge 2 1 read-write DISABLE Software must give one ACK command for each ACK transmitted on the I2C bus. 0 ENABLE Addresses that are not automatically NACK'ed, and all data is automatically acknowledged. 1 AUTOSE Automatic STOP when Empty 3 1 read-write DISABLE A stop must be sent manually when no more data is to be transmitted. 0 ENABLE The leader automatically sends a STOP when no more data is available for transmission. 1 AUTOSN Automatic STOP on NACK 4 1 read-write DISABLE Stop is not automatically sent if a NACK is received from a follower. 0 ENABLE The leader automatically sends a STOP if a NACK is received from a follower. 1 ARBDIS Arbitration Disable 5 1 read-write DISABLE When a device loses arbitration, the ARBIF interrupt flag is set and the bus is released. 0 ENABLE When a device loses arbitration, the ARBIF interrupt flag is set, but communication proceeds. 1 GCAMEN General Call Address Match Enable 6 1 read-write DISABLE General call address will be NACK'ed if it is not included by the follower address and address mask. 0 ENABLE When a general call address is received, a software response is required 1 TXBIL TX Buffer Interrupt Level 7 1 read-write EMPTY TXBL status and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALF_FULL TXBL status and the TXBL interrupt flag are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full 1 CLHR Clock Low High Ratio 8 2 read-write STANDARD Nlow=4 and Nhigh=4, and the Nlow:Nhigh ratio is 4:4 0 ASYMMETRIC Nlow=6 and Nhigh=3, and the Nlow:Nhigh ratio is 6:3 1 FAST Nlow=11 and Nhigh=6, and the Nlow:Nhigh ratio is 11:6 2 BITO Bus Idle Timeout 12 2 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 GIBITO Go Idle on Bus Idle Timeout 15 1 read-write DISABLE A bus idle timeout has no effect on the bus state. 0 ENABLE A bus idle timeout tells the I2C module that the bus is idle, allowing new transfers to be initiated. 1 CLTO Clock Low Timeout 16 3 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 I2C320PCC Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout. 4 I2C1024PCC Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout. 5 SCLMONEN SCL Monitor Enable 20 1 read-write DISABLE Disable SCL monitor 0 ENABLE Enable SCL monitor 1 SDAMONEN SDA Monitor Enable 21 1 read-write DISABLE Disable SDA Monitor 0 ENABLE Enable SDA Monitor 1 CMD No Description 0x00C write-only 0x00000000 0x000000FF START Send start condition 0 1 write-only STOP Send stop condition 1 1 write-only ACK Send ACK 2 1 write-only NACK Send NACK 3 1 write-only CONT Continue transmission 4 1 write-only ABORT Abort transmission 5 1 write-only CLEARTX Clear TX 6 1 write-only CLEARPC Clear Pending Commands 7 1 write-only STATE No Description 0x010 read-only 0x00000001 0x000000FF BUSY Bus Busy 0 1 read-only MASTER Leader 1 1 read-only TRANSMITTER Transmitter 2 1 read-only NACKED Nack Received 3 1 read-only BUSHOLD Bus Held 4 1 read-only STATE Transmission State 5 3 read-only IDLE No transmission is being performed. 0 WAIT Waiting for idle. Will send a start condition as soon as the bus is idle. 1 START Start transmit phase 2 ADDR Address transmit or receive phase 3 ADDRACK Address ack/nack transmit or receive phase 4 DATA Data transmit or receive phase 5 DATAACK Data ack/nack transmit or receive phase 6 STATUS No Description 0x014 read-only 0x00000080 0x00000FFF PSTART Pending START 0 1 read-only PSTOP Pending STOP 1 1 read-only PACK Pending ACK 2 1 read-only PNACK Pending NACK 3 1 read-only PCONT Pending continue 4 1 read-only PABORT Pending abort 5 1 read-only TXC TX Complete 6 1 read-only TXBL TX Buffer Level 7 1 read-only RXDATAV RX Data Valid 8 1 read-only RXFULL RX FIFO Full 9 1 read-only TXBUFCNT TX Buffer Count 10 2 read-only CLKDIV No Description 0x018 read-write 0x00000000 0x000001FF DIV Clock Divider 0 9 read-write SADDR No Description 0x01C read-write 0x00000000 0x000000FE ADDR Follower address 1 7 read-write SADDRMASK No Description 0x020 read-write 0x00000000 0x000000FE SADDRMASK Follower Address Mask 1 7 read-write RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLE No Description 0x028 read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAP No Description 0x02C read-only 0x00000000 0x000000FF RXDATAP RX Data Peek 0 8 read-only RXDOUBLEP No Description 0x030 read-only 0x00000000 0x0000FFFF RXDATAP0 RX Data 0 Peek 0 8 read-only RXDATAP1 RX Data 1 Peek 8 8 read-only TXDATA No Description 0x034 write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLE No Description 0x038 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x03C read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write IEN No Description 0x040 read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write SYSCFG_S_CFGNS 2 SYSCFG_S_CFGNS Registers 0x40078000 0x00000000 0x00001000 registers SYSCFG 20 SW0 57 SW1 58 SW2 59 SW3 60 CFGNSTCALIB Configure to define the system tick for the M33. 0x01C read-write 0x01004A37 0x03FFFFFF TENMS Ten Milliseconds 0 24 read-write SKEW Skew 24 1 read-write NOREF No Reference 25 1 read-write REF Reference clock is implemented 0 NOREF Reference clock is not implemented 1 ROOTNSDATA0 Generic data space for user to pass to root, e.g., address of struct in mem 0x600 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTNSDATA1 Generic data space for user to pass to root, e.g., address of struct in mem 0x604 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write SYSCFG_S 2 SYSCFG_S Registers 0x4007C000 0x00000000 0x00001000 registers SYSCFG 20 SW0 57 SW1 58 SW2 59 SW3 60 IPVERSION No Description 0x004 read-only 0x00000002 0xFFFFFFFF IPVERSION New BitField 0 32 read-only IF Read to get system status. 0x008 read-write 0x00000000 0x33003F0F SW0 Software Interrupt Flag 0 1 read-write SW1 Software Interrupt Flag 1 1 read-write SW2 Software Interrupt Flag 2 1 read-write SW3 Software Interrupt Flag 3 1 read-write FPIOC FPU Invalid Operation interrupt flag 8 1 read-write FPDZC FPU Divide by zero interrupt flag 9 1 read-write FPUFC FPU Underflow interrupt flag 10 1 read-write FPOFC FPU Overflow interrupt flag 11 1 read-write FPIDC FPU Input denormal interrupt flag 12 1 read-write FPIXC FPU Inexact interrupt flag 13 1 read-write SEQRAMERR1B SEQRAM Error 1-bit Interrupt Flag 24 1 read-write SEQRAMERR2B SEQRAM Error 2-bit Interrupt Flag 25 1 read-write FRCRAMERR1B FRCRAM Error 1-bit Interrupt Flag 28 1 read-write FRCRAMERR2B FRCRAM Error 2-bit Interrupt Flag 29 1 read-write IEN Write to enable interrupts. 0x00C read-write 0x00000000 0x33003F0F SW0 Software Interrupt Enable 0 1 read-write SW1 Software Interrupt Enable 1 1 read-write SW2 Software Interrupt Enable 2 1 read-write SW3 Software Interrupt Enable 3 1 read-write FPIOC FPU Invalid Operation Interrupt Enable 8 1 read-write FPDZC FPU Divide by zero Interrupt Enable 9 1 read-write FPUFC FPU Underflow Interrupt Enable 10 1 read-write FPOFC FPU Overflow Interrupt Enable 11 1 read-write FPIDC FPU Input denormal Interrupt Enable 12 1 read-write FPIXC FPU Inexact Interrupt Enable 13 1 read-write SEQRAMERR1B SEQRAM Error 1-bit Interrupt Enable 24 1 read-write SEQRAMERR2B SEQRAM Error 2-bit Interrupt Enable 25 1 read-write FRCRAMERR1B FRCRAM Error 1-bit Interrupt Enable 28 1 read-write FRCRAMERR2B FRCRAM Error 2-bit Interrupt Enable 29 1 read-write CHIPREVHW Read to get the hard-wired chip revision. 0x014 read-write 0x00000E01 0xFF0FFFFF MAJOR Hardwired Chip Revision Major value 0 6 read-write FAMILY Hardwired Chip Family value 6 6 read-write MINOR Hardwired Chip Revision Minor value 12 8 read-write CHIPREV Read to get the chip revision programmed by feature configuration. 0x018 read-write 0x00000000 0x000FFFFF MAJOR Chip Revision Major value 0 6 read-write FAMILY Chip Family value 6 6 read-write MINOR Chip Revision Minor value 12 8 read-write CFGSYSTIC Configure the source of the system tick for the M33. 0x024 read-write 0x00000000 0x00000001 SYSTICEXTCLKEN SysTick External Clock Enable 0 1 read-write CTRL Configure to provide general RAM configuration. 0x200 read-write 0x00000023 0x00000023 ADDRFAULTEN Invalid Address Bus Fault Response Enabl 0 1 read-write CLKDISFAULTEN Disabled Clkbus Bus Fault Enable 1 1 read-write RAMECCERRFAULTEN Two bit ECC error bus fault response ena 5 1 read-write DMEM0RETNCTRL Configure to provide general RAM retention configuration. 0x208 read-write 0x00000000 0x00000007 RAMRETNCTRL DMEM0 blockset retention control 0 3 read-write ALLON None of the RAM blocks powered down 0 BLK3 Power down RAM block 3 (address range 0x2000C000-0x20010000) 4 BLK2TO3 Power down RAM blocks 3 and above (address range 0x20008000-0x20010000) 6 BLK1TO3 Power down RAM blocks 1 and above (address range 0x20004000-0x20010000) 7 RAMBIASCONF Configure RAM bias configure bits. 0x30C read-write 0x00000002 0x0000000F RAMBIASCTRL RAM Bias Control 0 4 read-write No None 0 VSB100 Voltage Source Bias 100mV 1 VSB200 Voltage Source Bias 200mV 2 VSB300 Voltage Source Bias 300mV 4 VSB400 Voltage Source Bias 400mV 8 ICACHERAMRETNCTRL Configure Host ICACHERAM retention configuration. 0x418 read-write 0x00000000 0x00000001 RAMRETNCTRL ICACHERAM Retention control 0 1 read-write ALLON None of the Host ICACHE RAM blocks powered down 0 ALLOFF Power down all Host ICACHE RAM blocks 1 DMEM0PORTMAPSEL Configure DMEM0 port remap selection. 0x41C read-write 0x00000013 0x0000001F LDMAPORTSEL LDMA portmap selection 0 1 read-write SRWAESPORTSEL SRWAES portmap selection 1 1 read-write AHBSRWPORTSEL AHBSRW portmap selection 2 1 read-write SRWECA0PORTSEL SRWECA0 portmap selection 3 1 read-write SRWECA1PORTSEL SRWECA1 portmap selection 4 1 read-write ROOTDATA0 Generic data space for user to pass to root, e.g., address of struct in mem 0x600 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTDATA1 Generic data space for user to pass to root, e.g., address of struct in mem 0x604 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTLOCKSTATUS This register returns the status of the SE managed locks. 0x608 read-only 0x007F0107 0x807F0107 BUSLOCK Bus Lock 0 1 read-only REGLOCK Register Lock 1 1 read-only MFRLOCK Manufacture Lock 2 1 read-only ROOTDBGLOCK Root Debug Lock 8 1 read-only USERDBGAPLOCK User Debug Access Port Lock 16 1 read-only USERDBGLOCK User Invasive Debug Lock 17 1 read-only USERNIDLOCK User Non-invasive Debug Lock 18 1 read-only USERSPIDLOCK User Secure Invasive Debug Lock 19 1 read-only USERSPNIDLOCK User Secure Non-invasive Debug Lock 20 1 read-only EFUSEUNLOCKED E-Fuse Unlocked 31 1 read-only ROOTSESWVERSION SE Software version 0x60C read-write 0x00000000 0xFFFFFFFF SWVERSION SW Version 0 32 read-write BURAM_S 0 BURAM_S Registers 0x40080000 0x00000000 0x00001000 registers RET0_REG No Description 0x000 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET1_REG No Description 0x004 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET2_REG No Description 0x008 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET3_REG No Description 0x00C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET4_REG No Description 0x010 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET5_REG No Description 0x014 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET6_REG No Description 0x018 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET7_REG No Description 0x01C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET8_REG No Description 0x020 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET9_REG No Description 0x024 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET10_REG No Description 0x028 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET11_REG No Description 0x02C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET12_REG No Description 0x030 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET13_REG No Description 0x034 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET14_REG No Description 0x038 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET15_REG No Description 0x03C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET16_REG No Description 0x040 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET17_REG No Description 0x044 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET18_REG No Description 0x048 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET19_REG No Description 0x04C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET20_REG No Description 0x050 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET21_REG No Description 0x054 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET22_REG No Description 0x058 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET23_REG No Description 0x05C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET24_REG No Description 0x060 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET25_REG No Description 0x064 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET26_REG No Description 0x068 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET27_REG No Description 0x06C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET28_REG No Description 0x070 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET29_REG No Description 0x074 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET30_REG No Description 0x078 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET31_REG No Description 0x07C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write GPCRC_S 0 GPCRC_S Registers 0x40088000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN CRC Enable 0 1 read-write DISABLE Disable CRC function. Reordering functions are still available. Only BITREVERSE and BYTEREVERSE bits are configurable in this mode. 0 ENABLE Writes to INPUTDATA registers will result in CRC operations. 1 CTRL No Description 0x008 read-write 0x00000000 0x00002710 POLYSEL Polynomial Select 4 1 read-write CRC32 CRC-32 (0x04C11DB7) polynomial selected 0 CRC16 16-bit CRC programmable polynomial selected 1 BYTEMODE Byte Mode Enable 8 1 read-write BITREVERSE Byte-level Bit Reverse Enable 9 1 read-write NORMAL No reverse 0 REVERSED Reverse bit order in each byte 1 BYTEREVERSE Byte Reverse Mode 10 1 read-write NORMAL No reverse: B3, B2, B1, B0 0 REVERSED Reverse byte order. For 32-bit: B0, B1, B2, B3; For 16-bit: 0, 0, B0, B1 1 AUTOINIT Auto Init Enable 13 1 read-write CMD No Description 0x00C write-only 0x00000000 0x80000001 INIT Initialization Enable 0 1 write-only INIT No Description 0x010 read-write 0x00000000 0xFFFFFFFF INIT CRC Initialization Value 0 32 read-write POLY No Description 0x014 read-write 0x00000000 0x0000FFFF POLY CRC Polynomial Value 0 16 read-write INPUTDATA No Description 0x018 write-only 0x00000000 0xFFFFFFFF INPUTDATA Input Data for 32-bit 0 32 write-only INPUTDATAHWORD No Description 0x01C write-only 0x00000000 0x0000FFFF INPUTDATAHWORD Input Data for 16-bit 0 16 write-only INPUTDATABYTE No Description 0x020 write-only 0x00000000 0x000000FF INPUTDATABYTE Input Data for 8-bit 0 8 write-only DATA No Description 0x024 read-only 0x00000000 0xFFFFFFFF DATA CRC Data Register 0 32 read-only DATAREV No Description 0x028 read-only 0x00000000 0xFFFFFFFF DATAREV Data Reverse Value 0 32 read-only DATABYTEREV No Description 0x02C read-only 0x00000000 0xFFFFFFFF DATABYTEREV Data Byte Reverse Value 0 32 read-only DCDC_S 1 DCDC_S Registers 0x40094000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only CTRL Control 0x004 read-write 0x00000100 0x800001F1 MODE DCDC/Bypass Mode Control 0 1 read-write BYPASS DCDC is OFF, bypass switch is enabled 0 DCDCREGULATION Request DCDC regulation, bypass switch disabled 1 IPKTMAXCTRL Ton_max timeout control 4 5 read-write EM01CTRL0 EM01 Configurations 0x008 read-write 0x00000109 0x0000030F IPKVAL EM01 Peak Current Setting 0 4 read-write Load36mA Ipeak = 90mA, IL = 36mA 3 Load40mA Ipeak = 100mA, IL = 40mA 4 Load44mA Ipeak = 110mA, IL = 44mA 5 Load48mA Ipeak = 120mA, IL = 48mA 6 Load52mA Ipeak = 130mA, IL = 52mA 7 Load56mA Ipeak = 140mA, IL = 56mA 8 Load60mA Ipeak = 150mA, IL = 60mA 9 DRVSPEED EM01 Drive Speed Setting 8 2 read-write BEST_EMI Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting 0 DEFAULT_SETTING Default Efficiency, Acceptable EMI level 1 INTERMEDIATE Small increase in efficiency from the default setting 2 BEST_EFFICIENCY Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting 3 EM23CTRL0 EM23 Configurations 0x010 read-write 0x00000103 0x0000030F IPKVAL EM23 Peak Current Setting 0 4 read-write Load36mA Ipeak = 90mA, IL = 36mA 3 Load40mA Ipeak = 100mA, IL = 40mA 4 Load44mA Ipeak = 110mA, IL = 44mA 5 Load48mA Ipeak = 120mA, IL = 48mA 6 Load52mA Ipeak = 130mA, IL = 52mA 7 Load56mA Ipeak = 140mA, IL = 56mA 8 Load60mA Ipeak = 150mA, IL = 60mA 9 DRVSPEED EM23 Drive Speed Setting 8 2 read-write BEST_EMI Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting 0 DEFAULT_SETTING Default Efficiency, Acceptable EMI level 1 INTERMEDIATE Small increase in efficiency from the default setting 2 BEST_EFFICIENCY Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting 3 PFMXCTRL PFMX Control Register 0x020 read-write 0x00000B0C 0x00001F0F IPKVAL PFMX mode Peak Current Setting 0 4 read-write IPKTMAXCTRL Ton_max timeout control 8 5 read-write IF Interrupt Flags 0x028 read-write 0x00000000 0x000003FF BYPSW Bypass Switch Enabled 0 1 read-write WARM DCDC Warmup Time Done 1 1 read-write RUNNING DCDC Running 2 1 read-write VREGINLOW VREGIN below threshold 3 1 read-write VREGINHIGH VREGIN above threshold 4 1 read-write REGULATION DCDC in regulation 5 1 read-write TMAX Ton_max Timeout Reached 6 1 read-write EM4ERR EM4 Entry Request Error 7 1 read-write PPMODE Entered Pulse Pairing mode 8 1 read-write PFMXMODE Entered PFMX mode 9 1 read-write IEN Interrupt Enable 0x02C read-write 0x00000000 0x000003FF BYPSW Bypass Switch Enabled Interrupt Enable 0 1 read-write WARM DCDC Warmup Time Done Interrupt Enable 1 1 read-write RUNNING DCDC Running Interrupt Enable 2 1 read-write VREGINLOW VREGIN below threshold Interrupt Enable 3 1 read-write VREGINHIGH VREGIN above threshold Interrupt Enable 4 1 read-write REGULATION DCDC in Regulation Interrupt Enable 5 1 read-write TMAX Ton_max Timeout Interrupt Enable 6 1 read-write EM4ERR EM4 Entry Req Interrupt Enable 7 1 read-write PPMODE Pulse Pairing Mode Interrupt Enable 8 1 read-write PFMXMODE PFMX Mode Interrupt Enable 9 1 read-write STATUS DCDC Status Register 0x030 read-only 0x00000000 0x0000071F BYPSW Bypass Switch is currently enabled 0 1 read-only WARM DCDC Warmup Done 1 1 read-only RUNNING DCDC is running 2 1 read-only VREGIN VREGIN comparator status 3 1 read-only BYPCMPOUT Bypass Comparator Output 4 1 read-only PPMODE DCDC in pulse-pairing mode 8 1 read-only PFMXMODE DCDC in PFMX mode 9 1 read-only SYNCBUSY Syncbusy Status Register 0x034 read-only 0x00000000 0x000000FF CTRL CTRL Sync Busy Status 0 1 read-only EM01CTRL0 EM01CTRL0 Sync Busy Status 1 1 read-only EM01CTRL1 EM01CTRL1 Sync Bust Status 2 1 read-only EM23CTRL0 EM23CTRL0 Sync Busy Status 3 1 read-only PFMXCTRL PFMXCTRL Sync Busy Status 7 1 read-only LOCK No Description 0x040 write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCKKEY 43981 LOCKSTATUS No Description 0x044 read-only 0x00000000 0x00000001 LOCK Lock Status 0 1 read-only UNLOCKED Unlocked State 0 LOCKED LOCKED STATE 1 HOSTMAILBOX_S 0 HOSTMAILBOX_S Registers 0x40098000 0x00000000 0x00001000 registers MSGPTR0 No Description 0x000 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR1 No Description 0x004 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR2 No Description 0x008 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR3 No Description 0x00C read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write IF No Description 0x040 read-write 0x00000000 0x0000000F MBOXIF0 Mailbox Interupt Flag 0 1 read-write MBOXIF1 Mailbox Interupt Flag 1 1 read-write MBOXIF2 Mailbox Interupt Flag 2 1 read-write MBOXIF3 Mailbox Interupt Flag 3 1 read-write IEN No Description 0x044 read-write 0x00000000 0x0000000F MBOXIEN0 Mailbox Interrupt Enable 0 1 read-write MBOXIEN1 Mailbox Interrupt Enable 1 1 read-write MBOXIEN2 Mailbox Interrupt Enable 2 1 read-write MBOXIEN3 Mailbox Interrupt Enable 3 1 read-write EUSART1_S 1 EUSART1_S Registers 0x400A0000 0x00000000 0x00001000 registers EUSART1_RX 13 EUSART1_TX 14 EUSART2_RX 15 EUSART2_TX 16 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF887F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030C3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030C3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only EUSART2_S 1 EUSART2_S Registers 0x400A4000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF887F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030C3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030C3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only SYSRTC0_S 1 SYSRTC0_S Registers 0x400A8000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP VERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN SYSRTC Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000000 0x00000001 DEBUGRUN Debug Mode Run Enable 0 1 read-write DISABLE SYSRTC is frozen in debug mode 0 ENABLE SYSRTC is running in debug mode 1 CMD No Description 0x010 write-only 0x00000000 0x00000003 START Start SYSRTC 0 1 write-only STOP Stop SYSRTC 1 1 write-only STATUS No Description 0x014 read-only 0x00000000 0x00000007 RUNNING SYSRTC running status 0 1 read-only LOCKSTATUS Lock Status 1 1 read-only UNLOCKED SYSRTC registers are unlocked 0 LOCKED SYSRTC registers are locked 1 CNT No Description 0x018 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write SYNCBUSY No Description 0x01C read-only 0x00000000 0x0000000F START Sync busy for START bitfield 0 1 read-only STOP Sync busy for STOP bitfield 1 1 read-only CNT Sync busy for CNT bitfield 2 1 read-only LOCK No Description 0x020 write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unlock SYSRTC lockable registers 18294 GRP0_IF No Description 0x040 read-write 0x00000000 0x0000000F OVF Overflow Interrupt Flag 0 1 read-write CMP0 Compare 0 Interrupt Flag 1 1 read-write CMP1 Compare 1 Interrupt Flag 2 1 read-write CAP0 Capture 0 Interrupt Flag 3 1 read-write GRP0_IEN No Description 0x044 read-write 0x00000000 0x0000000F OVF Overflow Interrupt Enable 0 1 read-write CMP0 Compare 0 Interrupt Enable 1 1 read-write CMP1 Compare 1 Interrupt Enable 2 1 read-write CAP0 Capture 0 Interrupt Enable 3 1 read-write GRP0_CTRL No Description 0x048 read-write 0x00000000 0x000007FF CMP0EN Compare 0 Enable 0 1 read-write CMP1EN Compare 1 Enable 1 1 read-write CAP0EN Capture 0 Enable 2 1 read-write CMP0CMOA Compare 0 Compare Match Output Action 3 3 read-write CLEAR Cleared on the next cycle 0 SET Set on the next cycle 1 PULSE Set on the next cycle, cleared on the cycle after 2 TOGGLE Inverted on the next cycle 3 CMPIF Export this channel's CMP IF 4 CMP1CMOA Compare 1 Compare Match Output Action 6 3 read-write CLEAR Cleared on the next cycle 0 SET Set on the next cycle 1 PULSE Set on the next cycle, cleared on the cycle after 2 TOGGLE Inverted on the next cycle 3 CMPIF Export this channel's CMP IF 4 CAP0EDGE Capture 0 Edge Select 9 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 GRP0_CMP0VALUE No Description 0x04C read-write 0x00000000 0xFFFFFFFF CMP0VALUE Compare 0 Value 0 32 read-write GRP0_CMP1VALUE No Description 0x050 read-write 0x00000000 0xFFFFFFFF CMP1VALUE Compare 1 Value 0 32 read-write GRP0_CAP0VALUE No Description 0x054 read-only 0x00000000 0xFFFFFFFF CAP0VALUE Capture 0 Value 0 32 read-only GRP0_SYNCBUSY No Description 0x058 read-only 0x00000000 0x00000007 CTRL Sync busy for CTRL register 0 1 read-only CMP0VALUE Sync busy for CMP0VALUE register 1 1 read-only CMP1VALUE Sync busy for CMP1VALUE register 2 1 read-only LCD_S 1 LCD_S Registers 0x400AC000 0x00000000 0x00001000 registers LCD 72 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CTRL No Description 0x00C read-write 0x00100000 0x7F1D0006 UDCTRL Update Data Control 1 2 read-write REGULAR The data transfer is controlled by SW. Transfer is performed as soon as possible on the next CTRL.PRESCALE clock 0 FRAMESTART Data is loaded continuously at every frame start 1 FCEVENT The data transfer is done at the next Frame Counter event 2 DISPLAYEVENT The data transfer is done at the next Display Counter event 3 DSC Direct Segment Control 16 1 read-write DISABLE DSC disable 0 ENABLE DSC enable 1 WARMUPDLY Warmup Delay 18 3 read-write WARMUP1 1mswarm up 0 WARMUP31 31ms warm up 1 WARMUP63 62ms warm up 2 WARMUP125 125ms warm up 3 WARMUP250 250ms warm up 4 WARMUP500 500ms warm up 5 WARMUP1000 1000ms warm up 6 WARMUP2000 2000ms warm up 7 PRESCALE Presclae 24 7 read-write CMD No Description 0x010 write-only 0x00000000 0x00000003 LOAD Load command 0 1 write-only CLEAR Clear command 1 1 write-only DISPCTRL No Description 0x014 read-write 0x00100000 0x03700017 MUX Mux Configuration 0 3 read-write STATIC Static 0 DUPLEX Duplex 1 TRIPLEX Triplex 2 QUADRUPLEX Quadruplex 3 WAVE Waveform Selection 4 1 read-write TYPEB Type B waveform 0 TYPEA Type A waveform 1 CHGRDST Charge Redistribution Cycles 20 3 read-write DISABLE Disable charge redistribution. 0 ONE Use 1 prescaled low frequency clock cycle for charge redistribution. 1 TWO Use 2 prescaled low frequency clock cycles for charge redistribution. 2 THREE Use 3 prescaled low frequency clock cycles for charge redistribution. 3 FOUR Use 4 prescaled low frequency clock cycles for charge redistribution. 4 BIAS Bias Configuration 24 2 read-write STATIC Static 0 ONEHALF 1/2 Bias 1 ONETHIRD 1/3 Bias 2 ONEFOURTH 1/4 Bias 3 BACFG No Description 0x018 read-write 0x00000007 0x00FF0007 ASTATETOP ASTATE top cnt 0 3 read-write FCPRESC Frame Counter Prescaler 16 2 read-write DIV1 every frame clock 0 DIV2 every 2nd frame clock 1 DIV4 every 4th frame clock 2 DIV8 every 8th frame clock 3 FCTOP Frame Counter Top 18 6 read-write BACTRL No Description 0x01C read-write 0x00000000 0x100003FF BLINKEN Blink Enable 0 1 read-write BLANK Blank Display 1 1 read-write DISABLE Display is not "blanked" 0 ENABLE Display is "blanked" 1 AEN Animation Enable 2 1 read-write AREGASC Animate Register A Shift Control 3 2 read-write NOSHIFT No Shift operation on Animation Register A 0 SHIFTLEFT Animation Register A is shifted left 1 SHIFTRIGHT Animation Register A is shifted right 2 AREGBSC Animate Register B Shift Control 5 2 read-write NOSHIFT No Shift operation on Animation Register B 0 SHIFTLEFT Animation Register B is shifted left 1 SHIFTRIGHT Animation Register B is shifted right 2 ALOGSEL Animate Logic Function Select 7 1 read-write AND AREGA and AREGB AND'ed 0 OR AREGA and AREGB OR'ed 1 FCEN Frame Counter Enable 8 1 read-write DISPLAYCNTEN Display Counter Enable 9 1 read-write DISABLE Disable the display counter 0 ENABLE Enable the display counter 1 ALOC Animation Location 28 1 read-write SEG0TO7 Animation appears on segments 0 to 7 0 SEG8TO15 Animation appears on segments 8 to 15 1 STATUS No Description 0x020 read-only 0x00000000 0x0000090F ASTATE Current Animation State 0 4 read-only BLINK Blink State 8 1 read-only LOADBUSY Load Synchronization is busy 11 1 read-only AREGA No Description 0x024 read-write 0x00000000 0x000000FF AREGA Animation Register A Data 0 8 read-write AREGB No Description 0x028 read-write 0x00000000 0x000000FF AREGB Animation Register B Data 0 8 read-write IF No Description 0x02C read-write 0x00000000 0x00000007 FC Frame Counter 0 1 read-write DISPLAY Display Update Event 1 1 read-write SYNCBUSYDONE Synchronization is Done 2 1 read-write IEN No Description 0x030 read-write 0x00000000 0x00000007 FC Frame Counter 0 1 read-write DISPLAY Display Update Event 1 1 read-write SYNCBUSYDONE Sync Busy Done 2 1 read-write BIASCTRL No Description 0x034 read-write 0x001F0000 0xC45F137F RESISTOR Resistor strength 0 4 read-write BUFDRV Buffer Drive Strength 4 3 read-write BUFBIAS Buffer Bias Setting 8 2 read-write MODE Mode Setting 12 1 read-write STEPDOWN Use step down control with VLCD less than VDDX. Use VLCD[4:0] to control VLCD level, and use SPEED to adjust VLCD drive strength. 0 CHARGEPUMP Use the charge pump to pump VLCD above VDDX. 1 VLCD VLCD voltage level 16 5 read-write VDDXSEL VDDX select 22 1 read-write DVDD Connect charge pump to digital DVDD supply 0 AVDD Connect charge pump to analog AVDD supply 1 LCDGATE LCD Gate 26 1 read-write UNGATE LCD BIAS voltages driven onto pins. 0 GATE LCD BIAS MUX tristated at the pins. 1 DMAMODE DMA Mode 30 2 read-write DMADISABLE No DMA requests are generated 0 DMAFC DMA request on frame counter event. This will also start a DMA transfer during EM23. 1 DMADISPLAY DMA request on display counter event. This will also start a DMA transfer during EM23. 2 DISPCTRLX No Description 0x038 read-write 0x00000000 0x000003FF DISPLAYDIV Display Divider 0 10 read-write SEGD0 No Description 0x040 read-write 0x00000000 0x000FFFFF SEGD0 COM0 Segment Data Low 0 20 read-write SEGD1 No Description 0x048 read-write 0x00000000 0x000FFFFF SEGD1 COM1 Segment Data Low 0 20 read-write SEGD2 No Description 0x050 read-write 0x00000000 0x000FFFFF SEGD2 COM2 Segment Data Low 0 20 read-write SEGD3 No Description 0x058 read-write 0x00000000 0x000FFFFF SEGD3 COM3 Segment Data Low 0 20 read-write UPDATECTRL No Description 0x0C0 read-write 0x00000000 0x0001E100 AUTOLOAD Auto Load 8 1 read-write MANUAL CLK_BUS register to CLK_PER register loads must be done manually with a write to CMD.LOAD. 0 AUTO CLK_BUS register to CLK_PER register loads will be started automatically after a write to the register in UPDATECTRL.LOADADDR is detected. 1 LOADADDR Load Address 13 4 read-write BACTRLWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to BACTRL. Use with UPDATECTRL.AUTOLOAD 0 AREGAWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to AREGA. Use with UPDATECTRL.AUTOLOAD 1 AREGBWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to AREGB. Use with UPDATECTRL.AUTOLOAD 2 SEGD0WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD0. Use with UPDATECTRL.AUTOLOAD 3 SEGD1WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD1. Use with UPDATECTRL.AUTOLOAD 4 SEGD2WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD2. Use with UPDATECTRL.AUTOLOAD 5 SEGD3WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD3. Use with UPDATECTRL.AUTOLOAD 6 FRAMERATE No Description 0x0F0 read-write 0x00000000 0x000001FF FRDIV Frame Rate Divider 0 9 read-write KEYSCAN_S 1 KEYSCAN_S Registers 0x400B0000 0x00000000 0x00001000 registers KEYSCAN 73 IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN Enable 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Stops clocking and resets peripheral core logic. 0 ENABLE Enables clocking, and begins scanning if CFG.AUTOSTART is 0x1. 1 DISABLING Disablement busy status 1 1 read-only SWRST Software Reset 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG Config 0x00C read-write 0x2501387F 0x7753FFFF CLKDIV Clock Divider 0 18 read-write SINGLEPRESS Single Press 20 1 read-write MULTIPRESS After KEYIF is set and then cleared, scanning will continue. This can give multiple interrupts for the same key press, but allow multiple key presses to be detected. To use this mode for multi-key detection, the ISR should update a section of memory of COLNUM bytes on each interrupt, until key release is detected. After key release, the section of memory where key presses are recorded can be processed. 0 SINGLEPRESS After KEYIF has been set and cleared, it will not set again until no key press is detected. This allows faster response since the ISR can start processing data as soon as the KEYIF is set. 1 AUTOSTART Automatically Start 22 1 read-write AUTOSTARTDIS Auto start is disabled 0 AUTOSTARTEN Auto start is enabled 1 NUMROWS Number of Rows 24 3 read-write RSV1 1 Row is not supported; defaults to 3 instead 0 RSV2 2 Rows are not supported; defaults to 3 instead 1 ROW3 3 Rows 2 ROW4 4 Rows 3 ROW5 5 Rows 4 ROW6 6 Rows 5 NUMCOLS Number of Columns 28 3 read-write CMD Command 0x010 write-only 0x00000000 0x00000003 KEYSCANSTART Keyscan Start 0 1 write-only KEYSCANSTOP Keyscan Stop 1 1 write-only DELAY Delay 0x014 read-write 0x00000000 0x0F0F0F00 SCANDLY Scan Delay 8 4 read-write SCANDLY2 2ms Scan Delay 0 SCANDLY4 4ms Scan Delay 1 SCANDLY6 6ms Scan Delay 2 SCANDLY8 8ms Scan Delay 3 SCANDLY10 10ms Scan Delay 4 SCANDLY12 12ms Scan Delay 5 SCANDLY14 14ms Scan Delay 6 SCANDLY16 16ms Scan Delay 7 SCANDLY18 18ms Scan Delay 8 SCANDLY20 20ms Scan Delay 9 SCANDLY22 22ms Scan Delay 10 SCANDLY24 24ms Scan Delay 11 SCANDLY26 26ms Scan Delay 12 SCANDLY28 28ms Scan Delay 13 SCANDLY30 30ms Scan Delay 14 SCANDLY32 32ms Scan Delay 15 DEBDLY Debounce Delay 16 4 read-write DEBDLY2 2ms Debounce Delay 0 DEBDLY4 4ms Debounce Delay 1 DEBDLY6 6ms Debounce Delay 2 DEBDLY8 8ms Debounce Delay 3 DEBDLY10 10ms Debounce Delay 4 DEBDLY12 12ms Debounce Delay 5 DEBDLY14 14ms Debounce Delay 6 DEBDLY16 16ms Debounce Delay 7 DEBDLY18 18ms Debounce Delay 8 DEBDLY20 20ms Debounce Delay 9 DEBDLY22 22ms Debounce Delay 10 DEBDLY24 24ms Debounce Delay 11 DEBDLY26 26ms Debounce Delay 12 DEBDLY28 28ms Debounce Delay 13 DEBDLY30 30ms Debounce Delay 14 DEBDLY32 32ms Debounce Delay 15 STABDLY Row stable Delay 24 4 read-write STABDLY2 2ms Row Stable Delay 0 STABDLY4 4ms Row Stable Delay 1 STABDLY6 6ms Row Stable Delay 2 STABDLY8 8ms Row Stable Delay 3 STABDLY10 10ms Row Stable Delay 4 STABDLY12 12ms Row Stable Delay 5 STABDLY14 14ms Row Stable Delay 6 STABDLY16 16ms Row Stable Delay 7 STABDLY18 18ms Row Stable Delay 8 STABDLY20 20ms Row Stable Delay 9 STABDLY22 22ms Row Stable Delay 10 STABDLY24 24ms Row Stable Delay 11 STABDLY26 26ms Row Stable Delay 12 STABDLY28 28ms Row Stable Delay 13 STABDLY30 30ms Row Stable Delay 14 STABDLY32 32ms Row Stable Delay 15 STATUS Status 0x018 read-only 0x40000000 0xC701003F ROW Row detection 0 6 read-only RUNNING Running 16 1 read-only COL Column Latched 24 3 read-only NOKEY No Key pressed status 30 1 read-only SYNCBUSY Sync Busy 31 1 read-only IF Interrupt Flags 0x01C read-write 0x00000000 0x0000000F NOKEY No key was pressed 0 1 read-write KEY A key was pressed 1 1 read-write SCANNED Completed scan 2 1 read-write WAKEUP Wake up 3 1 read-write IEN Interrupt Enables 0x020 read-write 0x00000000 0x0000000F NOKEY No Key was pressed 0 1 read-write KEY A Key was pressed 1 1 read-write SCANNED Completed Scanning 2 1 read-write WAKEUP Wake up 3 1 read-write DMEM_S 1 DMEM_S Registers 0x400B4000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0x00000001 IPVERSION New BitField 0 1 read-only CMD No Description 0x004 write-only 0x00000000 0x00000003 CLEARECCADDR0 Clear ECCERRADDR0 0 1 write-only CLEARECCADDR1 Clear ECCERRADDR1 1 1 write-only CTRL No Description 0x008 read-write 0x00000040 0x0000007F ECCEN Enable ECC functionality 0 1 read-write ECCWEN Enable ECC syndrome writes 1 1 read-write ECCERRFAULTEN ECC Error bus fault enable 2 1 read-write AHBPORTPRIORITY AHB port arbitration priority 3 3 read-write NONE No AHB port have raised priority. 0 PORT0 AHB port 0 has raised priority. 1 PORT1 AHB port 1 has raised priority. 2 ADDRFAULTEN Address fault bus fault enable 6 1 read-write ECCERRADDR0 No Description 0x00C read-only 0x00000000 0xFFFFFFFF ADDR ECC Error Address 0 32 read-only ECCERRADDR1 No Description 0x010 read-only 0x00000000 0xFFFFFFFF ADDR ECC Error Address 0 32 read-only ECCMERRIND No Description 0x01C read-only 0x00000000 0x00000003 P0 Multiple ECC errors on AHB port 0 0 1 read-only P1 Multiple ECC errors on AHB port 1 1 1 read-only IF No Description 0x020 read-write 0x00000000 0x00000033 AHB0ERR1B AHB0 1-bit ECC Error Interrupt Flag 0 1 read-write AHB1ERR1B AHB1 1-bit ECC Error Interrupt Flag 1 1 read-write AHB0ERR2B AHB0 2-bit ECC Error Interrupt Flag 4 1 read-write AHB1ERR2B AHB1 2-bit ECC Error Interrupt Flag 5 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000033 AHB0ERR1B AHB0 1-bit ECC Error Interrupt Enable 0 1 read-write AHB1ERR1B AHB1 1-bit ECC Error Interrupt Enable 1 1 read-write AHB0ERR2B AHB0 2-bit ECC Error Interrupt Enable 4 1 read-write AHB1ERR2B AHB1 2-bit ECC Error Interrupt Enable 5 1 read-write LCDRF_S 0 LCDRF_S Registers 0x400C0000 0x00000000 0x00001000 registers RFIMLCDCTRL No Description 0x000 read-write 0x00000000 0x0000001F LCDCPXOEN LCD Charge Pump XO Clock Enable 0 1 read-write LCDCPXOSEL LCD Charge Pump XO Select 1 1 read-write INTRCO Internal LCD CP 10Mhz RC oscillator 0 HFXODIV HFXO divided 4 clock 1 LCDCPXORETIMEEN LCD Charge Pump XO Retime Enable 2 1 read-write LCDLOWNOISE LCD Low Noise 3 1 read-write NORMAL Normal operation 0 SLOW slows down slew rate to reduce RF interference at a cost of additional power consumption 1 LCDCMPDOUT LCD Comparator Dout 4 1 read-write SMU_S 2 SMU_S Registers 0x44008000 0x00000000 0x00001000 registers SMU_SECURE 0 SMU_PRIVILEGED 1 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only STATUS No Description 0x004 read-only 0x00000000 0x00000003 SMULOCK SMU Lock 0 1 read-only UNLOCKED 0 LOCKED 1 SMUPRGERR SMU Programming Error 1 1 read-only LOCK No Description 0x008 write-only 0x00000000 0x00FFFFFF SMULOCKKEY 0 24 write-only UNLOCK Unlocks Registers 11325013 IF No Description 0x00C read-write 0x00000000 0x00030005 PPUPRIV PPU Privilege Interrupt Flag 0 1 read-write PPUINST PPU Instruction Interrupt Flag 2 1 read-write PPUSEC PPU Security Interrupt Flag 16 1 read-write BMPUSEC BMPU Security Interrupt Flag 17 1 read-write IEN No Description 0x010 read-write 0x00000000 0x00030005 PPUPRIV PPU Privilege Interrupt Enable 0 1 read-write PPUINST PPU Instruction Interrupt Enable 2 1 read-write PPUSEC PPU Security Interrupt Enable 16 1 read-write BMPUSEC BMPU Security Interrupt Enable 17 1 read-write M33CTRL Holds the M33 control settings 0x020 read-write 0x00000000 0x0000001F LOCKSVTAIRCR New BitField 0 1 read-write LOCKNSVTOR New BitField 1 1 read-write LOCKSMPU New BitField 2 1 read-write LOCKNSMPU New BitField 3 1 read-write LOCKSAU New BitField 4 1 read-write PPUPATD0 Set peripheral bits to 1 to mark as privileged access only 0x040 read-write 0xFFFFFFFF 0xFFFFFFFF EMU EMU Privileged Access 1 1 read-write CMU CMU Privileged Access 2 1 read-write HFRCO0 HFRCO0 Privileged Access 3 1 read-write FSRCO FSRCO Privileged Access 4 1 read-write DPLL0 DPLL0 Privileged Access 5 1 read-write LFXO LFXO Privileged Access 6 1 read-write LFRCO LFRCO Privileged Access 7 1 read-write ULFRCO ULFRCO Privileged Access 8 1 read-write MSC MSC Privileged Access 9 1 read-write ICACHE0 ICACHE0 Privileged Access 10 1 read-write PRS PRS Privileged Access 11 1 read-write GPIO GPIO Privileged Access 12 1 read-write LDMA LDMA Privileged Access 13 1 read-write LDMAXBAR LDMAXBAR Privileged Access 14 1 read-write TIMER0 TIMER0 Privileged Access 15 1 read-write TIMER1 TIMER1 Privileged Access 16 1 read-write TIMER2 TIMER2 Privileged Access 17 1 read-write TIMER3 TIMER3 Privileged Access 18 1 read-write TIMER4 TIMER4 Privileged Access 19 1 read-write USART0 USART0 Privileged Access 20 1 read-write BURTC BURTC Privileged Access 21 1 read-write I2C1 I2C1 Privileged Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Privileged Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Privileged Access 24 1 read-write SYSCFG SYSCFG Privileged Access 25 1 read-write BURAM BURAM Privileged Access 26 1 read-write GPCRC GPCRC Privileged Access 27 1 read-write DCDC DCDC Privileged Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Privileged Access 29 1 read-write EUSART1 EUSART1 Privileged Access 30 1 read-write EUSART2 EUSART2 Privileged Access 31 1 read-write PPUPATD1 Set peripheral bits to 1 to mark as privileged access only 0x044 read-write 0x01FFFFFF 0x01FFFFFF SYSRTC SYSRTC Privileged Access 0 1 read-write LCD LCD Privileged Access 1 1 read-write KEYSCAN KEYSCAN Privileged Access 2 1 read-write DMEM DMEM Privileged Access 3 1 read-write LCDRF LCDRF Privileged Access 4 1 read-write SMU SMU Privileged Access 7 1 read-write SMUCFGNS SMUCFGNS Privileged Access 8 1 read-write LETIMER0 LETIMER0 Privileged Access 9 1 read-write IADC0 IADC0 Privileged Access 10 1 read-write ACMP0 ACMP0 Privileged Access 11 1 read-write ACMP1 ACMP1 Privileged Access 12 1 read-write AMUXCP0 AMUXCP0 Privileged Access 13 1 read-write VDAC0 VDAC0 Privileged Access 14 1 read-write PCNT PCNT Privileged Access 15 1 read-write LESENSE LESENSE Privileged Access 16 1 read-write HFRCO1 HFRCO1 Privileged Access 17 1 read-write HFXO0 HFXO0 Privileged Access 18 1 read-write I2C0 I2C0 Privileged Access 19 1 read-write WDOG0 WDOG0 Privileged Access 20 1 read-write WDOG1 WDOG1 Privileged Access 21 1 read-write EUSART0 EUSART0 Privileged Access 22 1 read-write SEMAILBOX SEMAILBOX Privileged Access 23 1 read-write PPUSATD0 Set peripheral bits to 1 to mark as secure access only 0x060 read-write 0xFFFFFFFF 0xFFFFFFFF EMU EMU Secure Access 1 1 read-write CMU CMU Secure Access 2 1 read-write HFRCO0 HFRCO0 Secure Access 3 1 read-write FSRCO FSRCO Secure Access 4 1 read-write DPLL0 DPLL0 Secure Access 5 1 read-write LFXO LFXO Secure Access 6 1 read-write LFRCO LFRCO Secure Access 7 1 read-write ULFRCO ULFRCO Secure Access 8 1 read-write MSC MSC Secure Access 9 1 read-write ICACHE0 ICACHE0 Secure Access 10 1 read-write PRS PRS Secure Access 11 1 read-write GPIO GPIO Secure Access 12 1 read-write LDMA LDMA Secure Access 13 1 read-write LDMAXBAR LDMAXBAR Secure Access 14 1 read-write TIMER0 TIMER0 Secure Access 15 1 read-write TIMER1 TIMER1 Secure Access 16 1 read-write TIMER2 TIMER2 Secure Access 17 1 read-write TIMER3 TIMER3 Secure Access 18 1 read-write TIMER4 TIMER4 Secure Access 19 1 read-write USART0 USART0 Secure Access 20 1 read-write BURTC BURTC Secure Access 21 1 read-write I2C1 I2C1 Secure Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Secure Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Secure Access 24 1 read-write SYSCFG SYSCFG Secure Access 25 1 read-write BURAM BURAM Secure Access 26 1 read-write GPCRC GPCRC Secure Access 27 1 read-write DCDC DCDC Secure Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Secure Access 29 1 read-write EUSART1 EUSART1 Secure Access 30 1 read-write EUSART2 EUSART2 Secure Access 31 1 read-write PPUSATD1 Set peripheral bits to 1 to mark as secure access only 0x064 read-write 0x01FFFFFF 0x01FFFFFF SYSRTC SYSRTC Secure Access 0 1 read-write LCD LCD Secure Access 1 1 read-write KEYSCAN KEYSCAN Secure Access 2 1 read-write DMEM DMEM Secure Access 3 1 read-write LCDRF LCDRF Secure Access 4 1 read-write SMU SMU Secure Access 7 1 read-write SMUCFGNS SMUCFGNS Secure Access 8 1 read-write LETIMER0 LETIMER0 Secure Access 9 1 read-write IADC0 IADC0 Secure Access 10 1 read-write ACMP0 ACMP0 Secure Access 11 1 read-write ACMP1 ACMP1 Secure Access 12 1 read-write AMUXCP0 AMUXCP0 Secure Access 13 1 read-write VDAC0 VDAC0 Secure Access 14 1 read-write PCNT PCNT Secure Access 15 1 read-write LESENSE LESENSE Secure Access 16 1 read-write HFRCO1 HFRCO1 Secure Access 17 1 read-write HFXO0 HFXO0 Secure Access 18 1 read-write I2C0 I2C0 Secure Access 19 1 read-write WDOG0 WDOG0 Secure Access 20 1 read-write WDOG1 WDOG1 Secure Access 21 1 read-write EUSART0 EUSART0 Secure Access 22 1 read-write SEMAILBOX SEMAILBOX Secure Access 23 1 read-write PPUFS No Description 0x140 read-only 0x00000000 0x000000FF PPUFSPERIPHID Peripheral ID 0 8 read-only BMPUPATD0 Set master bits to 1 to mark as a privileged master 0x150 read-write 0x0000003F 0x0000003F LDMA MCU LDMA privileged mode 2 1 read-write SEEXTDMA SEEXTDMA privileged mode 5 1 read-write BMPUSATD0 Set master bits to 1 to mark as a secure master 0x170 read-write 0x0000003F 0x0000003F LDMA MCU LDMA secure mode 2 1 read-write SEEXTDMA SEEXTDMA secure mode 5 1 read-write BMPUFS No Description 0x250 read-only 0x00000000 0x000000FF BMPUFSMASTERID Master ID 0 8 read-only BMPUFSADDR No Description 0x254 read-only 0x00000000 0xFFFFFFFF BMPUFSADDR Fault Address 0 32 read-only ESAURTYPES0 No Description 0x260 read-write 0x00000000 0x00001000 ESAUR3NS Region 3 Non-Secure 12 1 read-write ESAURTYPES1 No Description 0x264 read-write 0x00000000 0x00001000 ESAUR11NS Region 11 Non-Secure 12 1 read-write ESAUMRB01 No Description 0x270 read-write 0x0A000000 0x0FFFF000 ESAUMRB01 Moveable Region Boundary 12 16 read-write ESAUMRB12 No Description 0x274 read-write 0x0C000000 0x0FFFF000 ESAUMRB12 Moveable Region Boundary 12 16 read-write ESAUMRB45 No Description 0x280 read-write 0x02000000 0x0FFFF000 ESAUMRB45 Moveable Region Boundary 12 16 read-write ESAUMRB56 No Description 0x284 read-write 0x04000000 0x0FFFF000 ESAUMRB56 Moveable Region Boundary 12 16 read-write SMU_S_CFGNS 2 SMU_S_CFGNS Registers 0x4400C000 0x00000000 0x00001000 registers SMU_SECURE 0 SMU_PRIVILEGED 1 NSSTATUS No Description 0x004 read-only 0x00000000 0x00000001 SMUNSLOCK SMUNS Lock 0 1 read-only UNLOCKED 0 LOCKED 1 NSLOCK No Description 0x008 write-only 0x00000000 0x00FFFFFF SMUNSLOCKKEY 0 24 write-only UNLOCK Unlocks Registers 11325013 NSIF No Description 0x00C read-write 0x00000000 0x00000005 PPUNSPRIV PPUNS Privilege Interrupt Flag 0 1 read-write PPUNSINST PPUNS Instruction Interrupt Flag 2 1 read-write NSIEN No Description 0x010 read-write 0x00000000 0x00000005 PPUNSPRIV PPUNS Privilege Interrupt Enable 0 1 read-write PPUNSINST PPUNS Instruction Interrupt Enable 2 1 read-write PPUNSPATD0 Set peripheral bits to 1 to mark as privileged access only 0x040 read-write 0x00000000 0xFFFFFFFF SCRATCHPAD SCRATCHPAD Privileged Access 0 1 read-write EMU EMU Privileged Access 1 1 read-write CMU CMU Privileged Access 2 1 read-write HFRCO0 HFRCO0 Privileged Access 3 1 read-write FSRCO FSRCO Privileged Access 4 1 read-write DPLL0 DPLL0 Privileged Access 5 1 read-write LFXO LFXO Privileged Access 6 1 read-write LFRCO LFRCO Privileged Access 7 1 read-write ULFRCO ULFRCO Privileged Access 8 1 read-write MSC MSC Privileged Access 9 1 read-write ICACHE0 ICACHE0 Privileged Access 10 1 read-write PRS PRS Privileged Access 11 1 read-write GPIO GPIO Privileged Access 12 1 read-write LDMA LDMA Privileged Access 13 1 read-write LDMAXBAR LDMAXBAR Privileged Access 14 1 read-write TIMER0 TIMER0 Privileged Access 15 1 read-write TIMER1 TIMER1 Privileged Access 16 1 read-write TIMER2 TIMER2 Privileged Access 17 1 read-write TIMER3 TIMER3 Privileged Access 18 1 read-write TIMER4 TIMER4 Privileged Access 19 1 read-write USART0 USART0 Privileged Access 20 1 read-write BURTC BURTC Privileged Access 21 1 read-write I2C1 I2C1 Privileged Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Privileged Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Privileged Access 24 1 read-write SYSCFG SYSCFG Privileged Access 25 1 read-write BURAM BURAM Privileged Access 26 1 read-write GPCRC GPCRC Privileged Access 27 1 read-write DCDC DCDC Privileged Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Privileged Access 29 1 read-write EUSART1 EUSART1 Privileged Access 30 1 read-write EUSART2 EUSART2 Privileged Access 31 1 read-write PPUNSPATD1 Set peripheral bits to 1 to mark as privileged access only 0x044 read-write 0x00000000 0x01FFFFFF SYSRTC SYSRTC Privileged Access 0 1 read-write LCD LCD Privileged Access 1 1 read-write KEYSCAN KEYSCAN Privileged Access 2 1 read-write DMEM DMEM Privileged Access 3 1 read-write LCDRF LCDRF Privileged Access 4 1 read-write SMU SMU Privileged Access 7 1 read-write SMUCFGNS SMUCFGNS Privileged Access 8 1 read-write LETIMER0 LETIMER0 Privileged Access 9 1 read-write IADC0 IADC0 Privileged Access 10 1 read-write ACMP0 ACMP0 Privileged Access 11 1 read-write ACMP1 ACMP1 Privileged Access 12 1 read-write AMUXCP0 AMUXCP0 Privileged Access 13 1 read-write VDAC0 VDAC0 Privileged Access 14 1 read-write PCNT PCNT Privileged Access 15 1 read-write LESENSE LESENSE Privileged Access 16 1 read-write HFRCO1 HFRCO1 Privileged Access 17 1 read-write HFXO0 HFXO0 Privileged Access 18 1 read-write I2C0 I2C0 Privileged Access 19 1 read-write WDOG0 WDOG0 Privileged Access 20 1 read-write WDOG1 WDOG1 Privileged Access 21 1 read-write EUSART0 EUSART0 Privileged Access 22 1 read-write SEMAILBOX SEMAILBOX Privileged Access 23 1 read-write PPUNSFS No Description 0x140 read-only 0x00000000 0x000000FF PPUFSPERIPHID Peripheral I 0 8 read-only BMPUNSPATD0 No Description 0x150 read-write 0x00000000 0x0000003F LDMA MCU LDMA privileged mode 2 1 read-write SEEXTDMA SEEXTDMA privileged mode 5 1 read-write LETIMER0_S 1 LETIMER0_S Registers 0x49000000 0x00000000 0x00001000 registers LETIMER0 19 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN module en 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CTRL No Description 0x00C read-write 0x00000000 0x000F13FF REPMODE Repeat Mode 0 2 read-write FREE When started, the LETIMER counts down until it is stopped by software 0 ONESHOT The counter counts REP0 times. When REP0 reaches zero, the counter stops 1 BUFFERED The counter counts REP0 times. If REP1 has been written, it is loaded into REP0 when REP0 reaches zero, otherwise the counter stops 2 DOUBLE Both REP0 and REP1 are decremented when the LETIMER wraps around. The LETIMER counts until both REP0 and REP1 are zero 3 UFOA0 Underflow Output Action 0 2 2 read-write NONE LETIMERn_OUT0 is held at its idle value as defined by OPOL0 0 TOGGLE LETIMERn_OUT0 is toggled on CNT underflow 1 PULSE LETIMERn_OUT0 is held active for one LETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL0 2 PWM LETIMERn_OUT0 is set idle on CNT underflow, and active on compare match with COMP1 3 UFOA1 Underflow Output Action 1 4 2 read-write NONE LETIMERn_OUT1 is held at its idle value as defined by OPOL1 0 TOGGLE LETIMERn_OUT1 is toggled on CNT underflow 1 PULSE LETIMERn_OUT1 is held active for one LETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL1 2 PWM LETIMERn_OUT1 is set idle on CNT underflow, and active on compare match with COMP1 3 OPOL0 Output 0 Polarity 6 1 read-write OPOL1 Output 1 Polarity 7 1 read-write BUFTOP Buffered Top 8 1 read-write DISABLE COMP0 is only written by software 0 ENABLE COMP0 is set to COMP1 when REP0 reaches 0 1 CNTTOPEN Compare Value 0 Is Top Value 9 1 read-write DISABLE The top value of the LETIMER is 65535 (0xFFFF) 0 ENABLE The top value of the LETIMER is given by COMP0 1 DEBUGRUN Debug Mode Run Enable 12 1 read-write DISABLE LETIMER is frozen in debug mode 0 ENABLE LETIMER is running in debug mode 1 CNTPRESC Counter prescaler value 16 4 read-write DIV1 CLK_CNT = (LETIMER LF CLK)/1 0 DIV2 CLK_CNT = (LETIMER LF CLK)/2 1 DIV4 CLK_CNT = (LETIMER LF CLK)/4 2 DIV8 CLK_CNT = (LETIMER LF CLK)/8 3 DIV16 CLK_CNT = (LETIMER LF CLK)/16 4 DIV32 CLK_CNT = (LETIMER LF CLK)/32 5 DIV64 CLK_CNT = (LETIMER LF CLK)/64 6 DIV128 CLK_CNT = (LETIMER LF CLK)/128 7 DIV256 CLK_CNT = (LETIMER LF CLK)/256 8 CMD No Description 0x010 write-only 0x00000000 0x0000001F START Start LETIMER 0 1 write-only STOP Stop LETIMER 1 1 write-only CLEAR Clear LETIMER 2 1 write-only CTO0 Clear Toggle Output 0 3 1 write-only CTO1 Clear Toggle Output 1 4 1 write-only STATUS No Description 0x014 read-only 0x00000000 0x00000003 RUNNING LETIMER Running 0 1 read-only LETIMERLOCKSTATUS LETIMER Lock Status 1 1 read-only UNLOCKED LETIMER registers are unlocked 0 LOCKED LETIMER registers are locked 1 CNT No Description 0x018 read-write 0x00000000 0x00FFFFFF CNT Counter Value 0 24 read-write COMP0 No Description 0x01C read-write 0x00000000 0x00FFFFFF COMP0 Compare Value 0 0 24 read-write COMP1 No Description 0x020 read-write 0x00000000 0x00FFFFFF COMP1 Compare Value 1 0 24 read-write TOP No Description 0x024 read-write 0x00000000 0x00FFFFFF TOP Counter TOP Value 0 24 read-write TOPBUFF No Description 0x028 read-write 0x00000000 0x00FFFFFF TOPBUFF Buffered Counter TOP Value 0 24 read-write REP0 No Description 0x02C read-write 0x00000000 0x000000FF REP0 Repeat Counter 0 0 8 read-write REP1 No Description 0x030 read-write 0x00000000 0x000000FF REP1 Repeat Counter 1 0 8 read-write IF No Description 0x034 read-write 0x00000000 0x0000001F COMP0 Compare Match 0 Interrupt Flag 0 1 read-write COMP1 Compare Match 1 Interrupt Flag 1 1 read-write UF Underflow Interrupt Flag 2 1 read-write REP0 Repeat Counter 0 Interrupt Flag 3 1 read-write REP1 Repeat Counter 1 Interrupt Flag 4 1 read-write IEN No Description 0x038 read-write 0x00000000 0x0000001F COMP0 Compare Match 0 Interrupt Enable 0 1 read-write COMP1 Compare Match 1 Interrupt Enable 1 1 read-write UF Underflow Interrupt Enable 2 1 read-write REP0 Repeat Counter 0 Interrupt Enable 3 1 read-write REP1 Repeat Counter 1 Interrupt Enable 4 1 read-write LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF LETIMERLOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unock LETIMER lockable registers 52476 SYNCBUSY No Description 0x040 read-only 0x00000000 0x000003FD CNT Sync busy for CNT 0 1 read-only TOP Sync busy for TOP 2 1 read-only REP0 Sync busy for REP0 3 1 read-only REP1 Sync busy for REP1 4 1 read-only START Sync busy for START 5 1 read-only STOP Sync busy for STOP 6 1 read-only CLEAR Sync busy for CLEAR 7 1 read-only CTO0 Sync busy for CTO0 8 1 read-only CTO1 Sync busy for CTO1 9 1 read-only PRSMODE No Description 0x050 read-write 0x00000000 0x0CCC0000 PRSSTARTMODE PRS Start Mode 18 2 read-write NONE PRS cannot start the LETIMER 0 RISING Rising edge of selected PRS input can start the LETIMER 1 FALLING Falling edge of selected PRS input can start the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can start the LETIMER 3 PRSSTOPMODE PRS Stop Mode 22 2 read-write NONE PRS cannot stop the LETIMER 0 RISING Rising edge of selected PRS input can stop the LETIMER 1 FALLING Falling edge of selected PRS input can stop the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can stop the LETIMER 3 PRSCLEARMODE PRS Clear Mode 26 2 read-write NONE PRS cannot clear the LETIMER 0 RISING Rising edge of selected PRS input can clear the LETIMER 1 FALLING Falling edge of selected PRS input can clear the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can clear the LETIMER 3 IADC0_S 2 IADC0_S Registers 0x49004000 0x00000000 0x00001000 registers IADC 50 IPVERSION IPVERSION 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN Enable 0x004 read-write 0x00000000 0x00000003 EN Enable IADC Module 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only CTRL Control 0x008 read-write 0x00000000 0x707F003F EM23WUCONVERT EM23 Wakeup on Conversion 0 1 read-write WUDVL When using suspend mode, conversions performed in EM2 or EM3 should not wake up the DMA until the FIFO's DVL setting is reached. This saves more power for large OSR settings or infrequent sampling. 0 WUCONVERT When using suspend mode, conversions performed in EM2 or EM3 will wake up the DMA and keep it awake until the conversions are done, regardless of the DVL setting. This mode burns more power, but it is useful when the conversion rate is faster than the time for the DMA to cycle through wake up and going back to sleep as it converts more than 4 scan table entries. Without using the wake up on conversion mode, the FIFO may overflow while the DMA is going in and out of sleep. 1 ADCCLKSUSPEND0 ADC_CLK Suspend - PRS0 1 1 read-write PRSWUDIS Normal mode which does not disable the ADC_CLK. 0 PRSWUEN ADCCLKWUEN will gate off ADC_CLK until the trigger is detected provided the internal timer is not selected as the trigger. Once the trigger is detected the ADC_CLK will be started, the band gap will be started, the ADC will be warmed up, and the SCAN Table and the Single entry will be converted. Once the conversions are done, the ADC_CLK will be gated off. 1 ADCCLKSUSPEND1 ADC_CLK Suspend - PRS1 2 1 read-write PRSWUDIS Normal mode which does not disable the ADC_CLK. 0 PRSWUEN ADCCLKWUEN will gate off ADC_CLK until the trigger is detected provided the internal timer is not selected as the trigger. Once the trigger is detected the ADC_CLK will be started, the band gap will be started, the ADC will be warmed up, and the SCAN Table and the Single entry will be converted. Once the conversions are done, the ADC_CLK will be gated off. 1 DBGHALT Debug Halt 3 1 read-write NORMAL Continue operation as normal during debug mode 0 HALT Complete the current conversion and then halt during debug mode 1 WARMUPMODE Warmup Mode 4 2 read-write NORMAL Shut down the IADC after conversions have completed. 0 KEEPINSTANDBY Switch to standby mode after conversions have completed. The next warmup time will require 1us. 1 KEEPWARM Keep IADC fully powered after conversions have completed. 2 TIMEBASE Time Base 16 7 read-write HSCLKRATE High Speed Clock Rate 28 3 read-write DIV1 Use CMU_CLK_ADC directly. The source clock must be 40 MHz or less. 0 DIV2 Divide CMU_CLK_ADC by 2 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 1 DIV3 Divide CMU_CLK_ADC by 3 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 2 DIV4 Divide CMU_CLK_ADC by 4 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 3 CMD Command 0x00C write-only 0x00000000 0x0303001B SINGLESTART Single Queue Start 0 1 write-only SINGLESTOP Single Queue Stop 1 1 write-only SCANSTART Scan Queue Start 3 1 write-only SCANSTOP Scan Queue Stop 4 1 write-only TIMEREN Timer Enable 16 1 write-only TIMERDIS Timer Disable 17 1 write-only SINGLEFIFOFLUSH Flush the Single FIFO 24 1 write-only SCANFIFOFLUSH Flush the Scan FIFO 25 1 write-only TIMER Timer 0x010 read-write 0x00000000 0x0000FFFF TIMER Timer Period 0 16 read-write STATUS Status 0x014 read-only 0x00000000 0x4131CF5B SINGLEQEN Single Queue Enabled 0 1 read-only SINGLEQUEUEPENDING Single Queue Pending 1 1 read-only SCANQEN Scan Queued Enabled 3 1 read-only SCANQUEUEPENDING Scan Queue Pending 4 1 read-only CONVERTING Converting 6 1 read-only SINGLEFIFODV SINGLEFIFO Data Valid 8 1 read-only SCANFIFODV SCANFIFO Data Valid 9 1 read-only SINGLEFIFOFLUSHING The Single FIFO is flushing 14 1 read-only SCANFIFOFLUSHING The Scan FIFO is flushing 15 1 read-only TIMERACTIVE Timer Active 16 1 read-only SINGLEWRITEPENDING SINGLE write pending 20 1 read-only MASKREQWRITEPENDING MASKREQ write pending 21 1 read-only SYNCBUSY SYNCBUSY 24 1 read-only ADCWARM ADCWARM 30 1 read-only MASKREQ Mask Request 0x018 read-write 0x00000000 0x0000FFFF MASKREQ Scan Queue Mask Request 0 16 read-write STMASK Scan Table Mask 0x01C read-only 0x00000000 0x0000FFFF STMASK Scan Table Mask 0 16 read-only CMPTHR Comparator Threshold 0x020 read-write 0x00000000 0xFFFFFFFF ADLT ADC Less Than or Equal to Threshold 0 16 read-write ADGT ADC Greater Than or Equal to Threshold 16 16 read-write IF Interrupt Flag 0x024 read-write 0x00000000 0x800F338F SINGLEFIFODVL Single FIFO Data Valid Level 0 1 read-write SCANFIFODVL Scan FIFO Data Valid Level 1 1 read-write SINGLECMP Single Result Window Compare 2 1 read-write SCANCMP Scan Result Window Compare 3 1 read-write SCANENTRYDONE Scan Entry Done 7 1 read-write SCANTABLEDONE Scan Table Done 8 1 read-write SINGLEDONE Single Conversion Done 9 1 read-write POLARITYERR Polarity Error 12 1 read-write PORTALLOCERR Port Allocation Error 13 1 read-write SINGLEFIFOOF Single FIFO Overflow 16 1 read-write SCANFIFOOF Scan FIFO Overflow 17 1 read-write SINGLEFIFOUF Single FIFO Underflow 18 1 read-write SCANFIFOUF Scan FIFO Underflow 19 1 read-write EM23ABORTERROR EM2/3 Abort Error 31 1 read-write IEN Interrupt Enable 0x028 read-write 0x00000000 0x800F338F SINGLEFIFODVL Single FIFO Data Valid Level Enable 0 1 read-write SCANFIFODVL Scan FIFO Data Valid Level Enable 1 1 read-write SINGLECMP Single Result Window Compare Enable 2 1 read-write SCANCMP Scan Result Window Compare Enable 3 1 read-write SCANENTRYDONE Scan Entry Done Enable 7 1 read-write SCANTABLEDONE Scan Table Done Enable 8 1 read-write SINGLEDONE Single Conversion Done Enable 9 1 read-write POLARITYERR Polarity Error Enable 12 1 read-write PORTALLOCERR Port Allocation Error Enable 13 1 read-write SINGLEFIFOOF Single FIFO Overflow Enable 16 1 read-write SCANFIFOOF Scan FIFO Overflow Enable 17 1 read-write SINGLEFIFOUF Single FIFO Underflow Enable 18 1 read-write SCANFIFOUF Scan FIFO Underflow Enable 19 1 read-write EM23ABORTERROR EM2/3 Abort Error Enable 31 1 read-write TRIGGER Trigger 0x02C read-write 0x00000000 0x00011717 SCANTRIGSEL Scan Trigger Select 0 3 read-write IMMEDIATE Immediate triggering. The scan queue will be disabled once all conversions in the scan table are complete, unless TRIGGERACTION is set to continuous. 0 TIMER Triggers when the local timer count reaches zero. 1 PRSCLKGRP Triggers on PRS0 from a timer module that is using the same clock group as the ADC and has been programmed to use the same clock source as the ADC. The prescale may be different between the ADC and the timer module. 2 PRSPOS Triggers on asynchronous PRS0 positive edge. Requires PRS0 to go low for 3 ADC_CLKs before another positive edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. 3 PRSNEG Triggers on asynchronous PRS0 negative edge. Requires PRS0 to go high for 3 ADC_CLKs before another negative edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. PRSNEG should only be used when the trigger source is from a module that remains powered during EM23. For modules (ie: TIMER) that power down during EM23, PRSPOS should be used for an asynchronous trigger, and PRSCLKGRP should be used for a synchronous trigger. 4 LESENSE Triggers on LESENSE convert request. When using the LESENSE for the SCAN Table, only one entry is converted per LESENSE convert request. 5 SCANTRIGACTION Scan Trigger Action 4 1 read-write ONCE For TRIGSEL=IMMEDIATE, goes through the scan table once and disables queue. For TRIGSEL = TIMER, PRSCLKGRP, PRSPOS, PRSNEG, goes through the scan table once per trigger. 0 CONTINUOUS Goes through the scan table, converts each entry with a mask bit set, and puts it back into the scan queue to repeat again continuously. The queues are first come first serve. If both queues are triggered, the single queue will get to convert after each scan table completes. The scan queue will get to convert after each single conversion completes. 1 SINGLETRIGSEL Single Trigger Select 8 3 read-write IMMEDIATE Immediate triggering. The single queue will be disabled once the conversion is complete, unless TRIGGERACTION is set to continuous. 0 TIMER Triggers when the local timer count reaches zero. 1 PRSCLKGRP Triggers on PRS1 from a timer module that is using the same clock group as the ADC and has been programmed to use the same clock source as the ADC. The prescale may be different between the ADC and the timer module. 2 PRSPOS Triggers on asynchronous PRS1 positive edge. Requires PRS1 to go low for 3 ADC_CLKs before another positive edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. 3 PRSNEG Triggers on asynchronous PRS1 negative edge. Requires PRS1 to go high for 3 ADC_CLKs before another negative edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. PRSNEG should only be used when the trigger source is from a module that remains powered during EM23. For modules (ie: TIMER) that power down during EM23, PRSPOS should be used for an asynchronous trigger, and PRSCLKGRP should be used for a synchronous trigger. 4 SINGLETRIGACTION Single Trigger Action 12 1 read-write ONCE For TRIGSEL=IMMEDIATE, converts the single queue once and disables queue. For TRIGSEL = TIMER, PRSCLKGRP, PRSPOS, PRSNEG, converts the single queue once per trigger. 0 CONTINUOUS Converts the single queue, then checks for a pending scan queue before converting the single queue again continuously. The queues are first come first serve. If both queues are continuous, the IADC alternates between them. 1 SINGLETAILGATE Single Tailgate Enable 16 1 read-write TAILGATEOFF The single queue is ready to start warming up and converting once the trigger had been detected. 0 TAILGATEON After the single queue's trigger is detected, it must wait until the end of a scan operation before the Single queue can be converted. 1 CFG0 Configration 0x048 read-write 0x00002060 0x30E770FF ADCMODE ADC Mode 0 2 read-write NORMAL High speed mode with a maximum CLK_ADC of 10 MHz. 0 HIGHSPEED Double high speed mode with a maximum CLK_ADC of 20 MHz. Power consumption is boosted to allow faster conversions. 1 HIGHACCURACY High accuracy mode with maximum CLK_ADC of 5 MHz. 2 OSRHS High Speed OSR 2 3 read-write HISPD2 High speed over sampling of 2x. 0 HISPD4 High speed over sampling of 4x. 1 HISPD8 High speed over sampling of 8x. 2 HISPD16 High speed over sampling of 16x. 3 HISPD32 HIgh speed over sampling of 32x. 4 HISPD64 High speed over sampling of 64x. 5 OSRHA High Accuracy OSR 5 3 read-write HIACC16 High accuracy over sampling of 16x. 0 HIACC32 High accuracy over sampling of 32x. 1 HIACC64 High accuracy over sampling of 64x. 2 HIACC92 High accuracy over sampling of 92x. 3 HIACC128 High accuracy over sampling of 128x. 4 HIACC256 High accuracy over sampling of 256x. 5 ANALOGGAIN Analog Gain 12 3 read-write ANAGAIN0P5 Analog gain of 0.5x. 1 ANAGAIN1 Analog gain of 1x. 2 ANAGAIN2 Analog gain of 2x. 3 ANAGAIN3 Analog gain of 3x. 4 ANAGAIN4 Analog gain of 4x. 5 REFSEL Reference Select 16 3 read-write VBGR Internal 1.21 V reference. 0 VREF External Reference. (Calibrated for 1.25V nominal.) 1 VREF2P5 External Reference. Supports 2.5V in high accuracy mode. 2 VDDX AVDD (unbuffered) 3 VDDX0P8BUF AVDD (buffered) * 0.8 4 DIGAVG Digital Averaging 21 3 read-write AVG1 Collect one output word (no digital averaging). 0 AVG2 Collect and average 2 digital output words. 1 AVG4 Collect and average 4 digital output words. 2 AVG8 Collect and average 8 digital output words. 3 AVG16 Collect and average 16 digital output words. 4 TWOSCOMPL Two's Complement 28 2 read-write AUTO Automatic: Single ended measurements are reported as unipolar and differential measurements are reported as bipolar. 0 FORCEUNIPOLAR Force all measurements to result in unipolar output. Negative differential numbers will saturate to 0. 1 FORCEBIPOLAR Force all measurements to result in bipolar output. Single ended measurements are half the range, but allow for small negative measurements. 2 SCALE0 Scale 0x050 read-write 0x8002C000 0xFFFFFFFF OFFSET Offset 0 18 read-write GAIN13LSB Gain 13 LSBs 18 13 read-write GAIN3MSB Gain 3 MSBs 31 1 read-write GAIN011 Upper 3 bits of gain = 011 (0.75x) 0 GAIN100 Upper 3 bits of gain = 100 (1.00x) 1 SCHED0 Scheduling 0x054 read-write 0x00000000 0x000003FF PRESCALE Prescale 0 10 read-write CFG1 Configration 0x058 read-write 0x00002060 0x30E770FF ADCMODE ADC Mode 0 2 read-write NORMAL High speed mode with a maximum CLK_ADC of 10 MHz. 0 HIGHSPEED Double high speed mode with a maximum CLK_ADC of 20 MHz. Power consumption is boosted to allow faster conversions. 1 HIGHACCURACY High accuracy mode with maximum CLK_ADC of 5 MHz. 2 OSRHS High Speed OSR 2 3 read-write HISPD2 High speed over sampling of 2x. 0 HISPD4 High speed over sampling of 4x. 1 HISPD8 High speed over sampling of 8x. 2 HISPD16 High speed over sampling of 16x. 3 HISPD32 HIgh speed over sampling of 32x. 4 HISPD64 High speed over sampling of 64x. 5 OSRHA High Accuracy OSR 5 3 read-write HIACC16 High accuracy over sampling of 16x. 0 HIACC32 High accuracy over sampling of 32x. 1 HIACC64 High accuracy over sampling of 64x. 2 HIACC92 High accuracy over sampling of 92x. 3 HIACC128 High accuracy over sampling of 128x. 4 HIACC256 High accuracy over sampling of 256x. 5 ANALOGGAIN Analog Gain 12 3 read-write ANAGAIN0P5 Analog gain of 0.5x. 1 ANAGAIN1 Analog gain of 1x. 2 ANAGAIN2 Analog gain of 2x. 3 ANAGAIN3 Analog gain of 3x. 4 ANAGAIN4 Analog gain of 4x. 5 REFSEL Reference Select 16 3 read-write VBGR Internal 1.21 V reference. 0 VREF External Reference. (Calibrated for 1.25V nominal.) 1 VREF2P5 External Reference. Supports 2.5V in high accuracy mode. 2 VDDX AVDD (unbuffered) 3 VDDX0P8BUF AVDD (buffered) * 0.8 4 DIGAVG Digital Averaging 21 3 read-write AVG1 Collect one output word (no digital averaging). 0 AVG2 Collect and average 2 digital output words. 1 AVG4 Collect and average 4 digital output words. 2 AVG8 Collect and average 8 digital output words. 3 AVG16 Collect and average 16 digital output words. 4 TWOSCOMPL Two's Complement 28 2 read-write AUTO Automatic: Single ended measurements are reported as unipolar and differential measurements are reported as bipolar. 0 FORCEUNIPOLAR Force all measurements to result in unipolar output. Negative differential numbers will saturate to 0. 1 FORCEBIPOLAR Force all measurements to result in bipolar output. Single ended measurements are half the range, but allow for small negative measurements. 2 SCALE1 Scale 0x060 read-write 0x8002C000 0xFFFFFFFF OFFSET Offset 0 18 read-write GAIN13LSB Gain 13 LSBs 18 13 read-write GAIN3MSB Gain 3 MSBs 31 1 read-write GAIN011 Upper 3 bits of gain = 011 (0.75x) 0 GAIN100 Upper 3 bits of gain = 100 (1.00x) 1 SCHED1 Scheduling 0x064 read-write 0x00000000 0x000003FF PRESCALE Prescale 0 10 read-write SINGLEFIFOCFG Single FIFO Configuration 0x070 read-write 0x00000030 0x0000017F ALIGNMENT Alignment 0 3 read-write RIGHT12 ID[7:0], SIGN_EXT, DATA[11:0] 0 RIGHT16 ID[7:0], SIGN_EXT, DATA[15:0] 1 RIGHT20 ID[7:0], SIGN_EXT, DATA[19:0] 2 LEFT12 DATA[11:0], 000000000000, ID[7:0] 3 LEFT16 DATA[15:0], 00000000, ID[7:0] 4 LEFT20 DATA[19:0], 0000, ID[7:0] 5 SHOWID Show ID 3 1 read-write DVL Data Valid Level 4 3 read-write VALID1 When 1 entry in the single FIFO is valid, set the SINGLEFIFODVL interrupt and request DMA. 0 VALID2 When 2 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 1 VALID3 When 3 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 2 VALID4 When 4 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 3 VALID5 When 5 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 4 VALID6 When 6 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 5 VALID7 When 7 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 6 VALID8 When 8 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 7 DMAWUFIFOSINGLE Single FIFO DMA wakeup. 8 1 read-write DISABLED While in EM2 or EM3, the DMA controller will not be requested. 0 ENABLED While in EM2 or EM3, the DMA controller will be requested when the single FIFO reaches its Data Valid Level. [DVL must be set to 0 (VALID1).] 1 SINGLEFIFODATA Read the oldest valid data from the single FIFO and pop the FIFO 0x074 read-only 0x00000000 0xFFFFFFFF DATA Single FIFO Read Data 0 32 read-only SINGLEFIFOSTAT Single FIFO status 0x078 read-only 0x00000000 0x0000000F FIFOREADCNT FIFO Read Count 0 4 read-only SINGLEDATA latest single queue conversion data 0x07C read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SCANFIFOCFG SCAN FIFO configuration 0x080 read-write 0x00000030 0x0000017F ALIGNMENT Alignment 0 3 read-write RIGHT12 ID[7:0], SIGN_EXT, DATA[11:0] 0 RIGHT16 ID[7:0], SIGN_EXT, DATA[15:0] 1 RIGHT20 ID[7:0], SIGN_EXT, DATA[19:0] 2 LEFT12 DATA[11:0], 000000000000, ID[7:0] 3 LEFT16 DATA[15:0], 00000000, ID[7:0] 4 LEFT20 DATA[19:0], 0000, ID[7:0] 5 SHOWID Show ID 3 1 read-write DVL Data Valid Level 4 3 read-write VALID1 When 1 entry in the scan FIFO is valid, set the SCANFIFODVL interrupt and request DMA. 0 VALID2 When 2 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 1 VALID3 When 3 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 2 VALID4 When 4 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 3 VALID5 When 5 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 4 VALID6 When 6 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 5 VALID7 When 7 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 6 VALID8 When 8 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 7 DMAWUFIFOSCAN Scan FIFO DMA Wakeup 8 1 read-write DISABLED While in EM2 or EM3, the DMA controller will not be requested. 0 ENABLED While in EM2 or EM3, the DMA controller will be requested when the scan FIFO reaches its Data Valid Level. [DVL must be set to 0 (VALID1).] 1 SCANFIFODATA Read the oldest valid data from the scan FIFO and pop the FIFO 0x084 read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SCANFIFOSTAT Scan FIFO status 0x088 read-only 0x00000000 0x0000000F FIFOREADCNT FIFO Read Count 0 4 read-only SCANDATA Most recent data data from scan queue conversion 0x08C read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SINGLE No Description 0x098 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN0 No Description 0x0A0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN1 No Description 0x0A4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN2 No Description 0x0A8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN3 No Description 0x0AC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN4 No Description 0x0B0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN5 No Description 0x0B4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN6 No Description 0x0B8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN7 No Description 0x0BC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN8 No Description 0x0C0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN9 No Description 0x0C4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN10 No Description 0x0C8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN11 No Description 0x0CC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN12 No Description 0x0D0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN13 No Description 0x0D4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN14 No Description 0x0D8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN15 No Description 0x0DC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write ACMP0_S 1 ACMP0_S Registers 0x49008000 0x00000000 0x00001000 registers ACMP0 41 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000004 0x00030F07 BIAS Bias Configuration 0 3 read-write HYST Hysteresis mode 8 4 read-write DISABLED Hysteresis disabled 0 SYM10MV 10mV symmetrical hysteresis 1 SYM20MV 20mV symmetrical hysteresis 2 SYM30MV 30mV symmetrical hysteresis 3 POS10MV 10mV hysteresis on positive edge transitions 4 POS20MV 20mV hysteresis on positive edge transitions 5 POS30MV 30mV hysteresis on positive edge transitions 6 NEG10MV 10mV hysteresis on negative edge transitions 8 NEG20MV 20mV hysteresis on negative edge transitions 9 NEG30MV 30mV hysteresis on negative edge transitions 10 INPUTRANGE Input Range 16 1 read-write FULL Use this setting when the input to the comparator core can be from 0 to AVDD. 0 REDUCED It is recommended to use this setting when the input to the comparator core will always be less than AVDD-0.7V. 1 ACCURACY ACMP accuracy mode 17 1 read-write LOW ACMP operates in low-accuracy mode but consumes less current. 0 HIGH ACMP operates in high-accuracy mode but consumes more current. 1 CTRL No Description 0x010 read-write 0x00000000 0x00000003 NOTRDYVAL Not Ready Value 0 1 read-write LOW ACMP output is 0 when the ACMP is not ready. 0 HIGH ACMP output is 1 when the ACMP is not ready. 1 GPIOINV Comparator GPIO Output Invert 1 1 read-write NOTINV The comparator output to GPIO is not inverted 0 INV The comparator output to GPIO is inverted 1 INPUTCTRL No Description 0x014 read-write 0x00000000 0x703FFFFF POSSEL Positive Input Select 0 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 EXTPA External interface, base is PA0. 80 EXTPB External interface, base is PB0. 81 EXTPC External interface, base is PC0. 82 EXTPD External interface, base is PD0. 83 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 NEGSEL Negative Input Select 8 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 CAPSENSE Capsense mode 48 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 VREFDIV VREF division 16 6 read-write CSRESSEL Capacitive Sense Mode Internal Resistor 28 3 read-write RES0 Internal capacitive sense resistor value 0 0 RES1 Internal capacitive sense resistor value 1 1 RES2 Internal capacitive sense resistor value 2 2 RES3 Internal capacitive sense resistor value 3 3 RES4 Internal capacitive sense resistor value 4 4 RES5 Internal capacitive sense resistor value 5 5 RES6 Internal capacitive sense resistor value 6 6 STATUS No Description 0x018 read-only 0x00000000 0x0000001D ACMPOUT Analog Comparator Output 0 1 read-only ACMPRDY Analog Comparator Ready 2 1 read-only INPUTCONFLICT INPUT conflict 3 1 read-only PORTALLOCERR Port allocation error 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F RISE Rising Edge Triggered Interrupt Flag 0 1 read-write FALL Falling Edge Triggered Interrupt Flag 1 1 read-write ACMPRDY ACMP ready Interrupt flag 2 1 read-write INPUTCONFLICT Input conflict 3 1 read-write PORTALLOCERR Port allocation error 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F RISE Rising edge interrupt enable 0 1 read-write FALL Falling edge interrupt enable 1 1 read-write ACMPRDY ACMP ready interrupt enable 2 1 read-write INPUTCONFLICT Input conflict interrupt enable 3 1 read-write PORTALLOCERR Port allocation error interrupt enable 4 1 read-write SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 INPUTCTRL Syncbusy for INPUTCTRL 0 1 read-only ACMP1_S 1 ACMP1_S Registers 0x4900C000 0x00000000 0x00001000 registers ACMP1 42 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000004 0x00030F07 BIAS Bias Configuration 0 3 read-write HYST Hysteresis mode 8 4 read-write DISABLED Hysteresis disabled 0 SYM10MV 10mV symmetrical hysteresis 1 SYM20MV 20mV symmetrical hysteresis 2 SYM30MV 30mV symmetrical hysteresis 3 POS10MV 10mV hysteresis on positive edge transitions 4 POS20MV 20mV hysteresis on positive edge transitions 5 POS30MV 30mV hysteresis on positive edge transitions 6 NEG10MV 10mV hysteresis on negative edge transitions 8 NEG20MV 20mV hysteresis on negative edge transitions 9 NEG30MV 30mV hysteresis on negative edge transitions 10 INPUTRANGE Input Range 16 1 read-write FULL Use this setting when the input to the comparator core can be from 0 to AVDD. 0 REDUCED It is recommended to use this setting when the input to the comparator core will always be less than AVDD-0.7V. 1 ACCURACY ACMP accuracy mode 17 1 read-write LOW ACMP operates in low-accuracy mode but consumes less current. 0 HIGH ACMP operates in high-accuracy mode but consumes more current. 1 CTRL No Description 0x010 read-write 0x00000000 0x00000003 NOTRDYVAL Not Ready Value 0 1 read-write LOW ACMP output is 0 when the ACMP is not ready. 0 HIGH ACMP output is 1 when the ACMP is not ready. 1 GPIOINV Comparator GPIO Output Invert 1 1 read-write NOTINV The comparator output to GPIO is not inverted 0 INV The comparator output to GPIO is inverted 1 INPUTCTRL No Description 0x014 read-write 0x00000000 0x703FFFFF POSSEL Positive Input Select 0 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 EXTPA External interface, base is PA0. 80 EXTPB External interface, base is PB0. 81 EXTPC External interface, base is PC0. 82 EXTPD External interface, base is PD0. 83 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 NEGSEL Negative Input Select 8 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 CAPSENSE Capsense mode 48 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 VREFDIV VREF division 16 6 read-write CSRESSEL Capacitive Sense Mode Internal Resistor 28 3 read-write RES0 Internal capacitive sense resistor value 0 0 RES1 Internal capacitive sense resistor value 1 1 RES2 Internal capacitive sense resistor value 2 2 RES3 Internal capacitive sense resistor value 3 3 RES4 Internal capacitive sense resistor value 4 4 RES5 Internal capacitive sense resistor value 5 5 RES6 Internal capacitive sense resistor value 6 6 STATUS No Description 0x018 read-only 0x00000000 0x0000001D ACMPOUT Analog Comparator Output 0 1 read-only ACMPRDY Analog Comparator Ready 2 1 read-only INPUTCONFLICT INPUT conflict 3 1 read-only PORTALLOCERR Port allocation error 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F RISE Rising Edge Triggered Interrupt Flag 0 1 read-write FALL Falling Edge Triggered Interrupt Flag 1 1 read-write ACMPRDY ACMP ready Interrupt flag 2 1 read-write INPUTCONFLICT Input conflict 3 1 read-write PORTALLOCERR Port allocation error 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F RISE Rising edge interrupt enable 0 1 read-write FALL Falling edge interrupt enable 1 1 read-write ACMPRDY ACMP ready interrupt enable 2 1 read-write INPUTCONFLICT Input conflict interrupt enable 3 1 read-write PORTALLOCERR Port allocation error interrupt enable 4 1 read-write SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 INPUTCTRL Syncbusy for INPUTCTRL 0 1 read-only AMUXCP0_S 1 AMUXCP0_S Registers 0x49020000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only CTRL Control 0x008 read-write 0x00000000 0x00000033 FORCEHP Force High Power 0 1 read-write FORCELP Force Low Power 1 1 read-write FORCERUN Force run 4 1 read-write FORCESTOP Force stop 5 1 read-write STATUS Status 0x00C read-only 0x00000000 0x00000003 RUN running 0 1 read-only HICAP high cap 1 1 read-only TEST Test 0x010 read-write 0x00000000 0x80003313 SYNCCLK Sync Clock 0 1 read-write SYNCMODE Sync Mode 1 1 read-write FORCEREQUEST Force Request 4 1 read-write FORCEHICAP Force high capacitance driver 8 1 read-write FORCELOCAP Force low capacitance driver 9 1 read-write FORCEBOOSTON Force Boost On 12 1 read-write FORCEBOOSTOFF Force Boost Off 13 1 read-write STATUSEN Enable write to status bits 31 1 read-write TRIM Trim 0x014 read-write 0x77E44AA1 0x77FFEFFF WARMUPTIME Warm up time 0 2 read-write WUCYCLES72 Warm up cycle = 72; 3.6us @20 MHz 0 WUCYCLES96 Warm up cycle = 96; 4.8us @ 20 MHz 1 WUCYCLES128 Warm up cycle = 128; 6.4us @ 20 MHz 2 WUCYCLES160 Warm up cycle = 160; 8.0us @ 20 MHz 3 FLOATVDDCPLO Float VDDCP Low Power 2 1 read-write FLOATVDDCPHI Float VDDCP High Power 3 1 read-write BYPASSDIV2LO Bypass Div2 Low Power 4 1 read-write BYPASSDIV2HI Bypass Div2 High Power 5 1 read-write BUMP0P5XLO Bump 0.5X Low Power 6 1 read-write BUMP0P5XHI Bump 0.5X High Power 7 1 read-write BIAS2XLO Bias 2x Low Power 8 1 read-write BIAS2XHI Bias 2x High Power 9 1 read-write VOLTAGECTRLLO Charge Pump Voltage Control Low Power 10 2 read-write VOLTAGECTRLHI Charge Pump Voltage Control High Power 13 2 read-write BIASCTRLLO Bias Control Low Power 15 3 read-write BIASCTRLLOCONT Bias Control Low Power Continuous 18 3 read-write BIASCTRLHI Bias Control High Power 21 3 read-write PUMPCAPLO Pump Cap Low Power 24 3 read-write PUMPCAPHI Pump Cap High Power 28 3 read-write VDAC0_S 1 VDAC0_S Registers 0x49024000 0x00000000 0x00001000 registers VDAC 55 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN VDAC Module Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x20000000 0x7F773FBF DIFF Differential Mode 0 1 read-write SINGLEENDED Single ended output 0 DIFFERENTIAL Differential output 1 SINEMODE Sine Mode 1 1 read-write DISSINEMODE Sine mode disabled. Sine reset to 0 degrees 0 ENSINEMODE Sine mode enabled 1 SINERESET Sine Wave Reset When inactive 2 1 read-write CH0PRESCRST Channel 0 Start Reset Prescaler 3 1 read-write NORESETPRESC Prescaler not reset on channel 0 start 0 RESETPRESC Prescaler reset on channel 0 start 1 REFRSEL Reference Selection 4 2 read-write V125 Internal 1.25 V bandgap reference 0 V25 Internal 2.5 V bandgap reference 1 VDD AVDD reference 2 EXT External pin reference 3 PRESC Prescaler Setting for DAC clock 7 7 read-write TIMEROVRFLOWPERIOD Internal Timer Overflow Period 16 3 read-write CYCLES2 The Timer overflows every 2 Prescaled CLK_DAC cycles 0 CYCLES4 The Timer overflows every 4 Prescaled CLK_DAC cycles 1 CYCLES8 The Timer overflows every 8 Prescaled CLK_DAC cycles 2 CYCLES16 The Timer overflows every 16 Prescaled CLK_DAC cycles 3 CYCLES32 The Timer overflows every 32 Prescaled CLK_DAC cycles 4 CYCLES64 The Timer overflows every 64 Prescaled CLK_DAC cycles 5 REFRESHPERIOD Refresh Timer Overflow Period 20 3 read-write CYCLES2 All channels with enabled refresh are refreshed every 2 CLK_REFRESH cycles 0 CYCLES4 All channels with enabled refresh are refreshed every 4 CLK_REFRESH cycles 1 CYCLES8 All channels with enabled refresh are refreshed every 8 CLK_REFRESH cycles 2 CYCLES16 All channels with enabled refresh are refreshed every 16 CLK_REFRESH cycles 3 CYCLES32 All channels with enabled refresh are refreshed every 32 CLK_REFRESH cycles 4 CYCLES64 All channels with enabled refresh are refreshed every 64 CLK_REFRESH cycles 5 CYCLES128 All channels with enabled refresh are refreshed every 128 CLK_REFRESH cycles 6 CYCLES256 All channels with enabled refresh are refreshed every 256 CLK_REFRESH cycles 7 BIASKEEPWARM Bias Keepwarm Mode Enable 24 1 read-write DMAWU VDAC DMA Wakeup 25 1 read-write ONDEMANDCLK Always allow clk_dac 26 1 read-write DBGHALT Debug Halt 27 1 read-write NORMAL Continue operation as normal during debug mode 0 HALT Complete the current conversion and then halt during debug mode 1 WARMUPTIME DAC Warmup Time 28 3 read-write STATUS No Description 0x010 read-only 0x00000000 0xFCDBF333 CH0ENS Channel 0 Enabled Status 0 1 read-only CH1ENS Channel 1 Enabled Status 1 1 read-only CH0WARM Channel 0 Warmed Status 4 1 read-only CH1WARM Channel 1 Warmed Status 5 1 read-only CH0FIFOFULL Channel 0 FIFO Full Status 8 1 read-only CH1FIFOFULL Channel 1 FIFO Full Status 9 1 read-only CH0FIFOCNT Channel 0 FIFO Valid Count 12 3 read-only CH1FIFOCNT Channel 1 FIFO Valid Count 15 3 read-only CH0CURRENTSTATE Channel 0 Current Status 19 1 read-only CH1CURRENTSTATE Channel 1 Current Status 20 1 read-only CH0FIFOEMPTY Channel 0 FIFO Empty Status 22 1 read-only CH1FIFOEMPTY Channel 1 FIFO Empty Status 23 1 read-only CH0FIFOFLBUSY CH0 WFIFO Flush Sync Busy 26 1 read-only CH1FIFOFLBUSY CH1 WFIFO Flush Sync Busy 27 1 read-only ABUSINPUTCONFLICT ABUS Input Conflict Status 28 1 read-only SINEACTIVE Sine Wave Output Status on Channel 29 1 read-only ABUSALLOCERR ABUS Allocation Error Status 30 1 read-only SYNCBUSY Sync Busy Combined 31 1 read-only CH0CFG No Description 0x014 read-write 0x00000010 0x00015B75 CONVMODE Channel 0 Conversion Mode 0 1 read-write CONTINUOUS DAC channel 0 is set in continuous mode 0 SAMPLEOFF DAC channel 0 is set in sample/shut off mode 1 POWERMODE Channel 0 Power Mode 2 1 read-write HIGHPOWER Default is High Power Mode 0 LOWPOWER Set this bit for Low Power Mode 1 TRIGMODE Channel 0 Trigger Mode 4 3 read-write NONE No Conversion Trigger Source Selected for Channel 0 0 SW Channel 0 is triggered by Channel 0 FIFO (CH0F) write 1 SYNCPRS Channel 0 is triggered by Sync PRS input. PRS Trigger should have the same clock group as VDAC. 2 LESENSE Channel 0 is triggered by LESENSE 3 INTERNALTIMER Channel 0 is triggered by Internal Timer Overflow 4 ASYNCPRS Channel 0 is triggered by Async PRS input 5 REFRESHSOURCE Channel 0 Refresh Source 8 2 read-write NONE No Refresh Source Selected for Channel 0. 0 REFRESHTIMER Channel 0 Refresh triggered by Refresh Timer Overflow 1 SYNCPRS Channel 0 Refresh triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC. 2 ASYNCPRS Channel 0 Refresh triggered by Async PRS 3 FIFODVL Channel 0 FIFO Low Watermark 11 2 read-write HIGHCAPLOADEN Channel 0 High Cap Load Mode Enable 14 1 read-write KEEPWARM Channel 0 Keepwarm Mode Enable 16 1 read-write CH1CFG No Description 0x018 read-write 0x00000010 0x00015B75 CONVMODE Channel 1 Conversion Mode 0 1 read-write CONTINUOUS DAC channel 1 is set in continuous mode 0 SAMPLEOFF DAC channel 1 is set in sample/shut off mode 1 POWERMODE Channel 1 Power Mode 2 1 read-write HIGHPOWER Default is High Power Mode 0 LOWPOWER Set this bit for Low Power Mode 1 TRIGMODE Channel 1 Trigger Mode 4 3 read-write NONE No Conversion Trigger Source Selected for Channel 1 0 SW Channel 1 is triggered by Channel 1 FIFO (CH1F) write 1 SYNCPRS Channel 1 is triggered by Sync PRS input.PRS Trigger should have the same clock group as VDAC. 2 INTERNALTIMER Channel 1 is triggered by Internal Timer Overflow 4 ASYNCPRS Channel 1 is triggered by Async PRS input 5 REFRESHSOURCE Channel 1 Refresh Source 8 2 read-write NONE No Refresh Source Selected 0 REFRESHTIMER CH1 Refresh Triggered by Refresh Timer Overflow 1 SYNCPRS CH1 Refresh Triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC. 2 ASYNCPRS CH1 Refresh Triggered by Async PRS 3 FIFODVL Channel 1 FIFO Low Watermark 11 2 read-write HIGHCAPLOADEN Channel 1 High Cap Load Mode Enable 14 1 read-write KEEPWARM Channel 1 Keepwarm Mode Enable 16 1 read-write CMD No Description 0x01C write-only 0x00000000 0x00000F33 CH0EN DAC Channel 0 Enable 0 1 write-only CH0DIS DAC Channel 0 Disable 1 1 write-only CH1EN DAC Channel 1 Enable 4 1 write-only CH1DIS DAC Channel 1 Disable 5 1 write-only CH0FIFOFLUSH CH0 WFIFO Flush 8 1 write-only CH1FIFOFLUSH CH1 WFIFO Flush 9 1 write-only SINEMODESTART Start Sine Wave Generation 10 1 write-only SINEMODESTOP Stop Sine Wave Generation 11 1 write-only IF No Description 0x020 read-write 0x00000000 0x04340333 CH0CD CH0 Conversion Done Interrupt Flag 0 1 read-write CH1CD CH1 Conversion Done Interrupt Flag 1 1 read-write CH0OF CH0 Data Overflow Interrupt Flag 4 1 read-write CH1OF CH1 Data Overflow Interrupt Flag 5 1 read-write CH0UF CH0 Data Underflow Interrupt Flag 8 1 read-write CH1UF CH1 Data Underflow Interrupt Flag 9 1 read-write ABUSALLOCERR ABUS Port Allocation Error Flag 18 1 read-write CH0DVL CH0 Data Valid Level Interrupt Flag 20 1 read-write CH1DVL CH1 Data Valid Level Interrupt Flag 21 1 read-write ABUSINPUTCONFLICT ABUS Input Conflict Error Flag 26 1 read-write IEN No Description 0x024 read-write 0x00000000 0x04340333 CH0CD CH0 Conversion Done Interrupt Flag 0 1 read-write CH1CD CH1 Conversion Done Interrupt Flag 1 1 read-write CH0OF CH0 Data Overflow Interrupt Flag 4 1 read-write CH1OF CH1 Data Overflow Interrupt Flag 5 1 read-write CH0UF CH0 Data Underflow Interrupt Flag 8 1 read-write CH1UF CH1 Data Underflow Interrupt Flag 9 1 read-write ABUSALLOCERR ABUS Allocation Error Interrupt Flag 18 1 read-write CH0DVL CH0 Data Valid Level Interrupt Flag 20 1 read-write CH1DVL CH1 Data Valid Level Interrupt Flag 21 1 read-write ABUSINPUTCONFLICT ABUS Input Conflict Interrupt Flag 26 1 read-write CH0F No Description 0x028 write-only 0x00000000 0x00000FFF DATA Channel 0 Data 0 12 write-only CH1F No Description 0x02C write-only 0x00000000 0x00000FFF DATA Channel 1 Data 0 12 write-only OUTCTRL No Description 0x030 read-write 0x00000000 0x7FDFF333 MAINOUTENCH0 CH0 Main Output Enable 0 1 read-write MAINOUTENCH1 CH1 Main Output Enable 1 1 read-write AUXOUTENCH0 CH0 Alternative Output Enable 4 1 read-write AUXOUTENCH1 CH1 Alternative Output Enable 5 1 read-write SHORTCH0 CH1 Main and Alternative Output Short 8 1 read-write SHORTCH1 CH0 Main and Alternative Output Short 9 1 read-write ABUSPORTSELCH0 CH0 ABUS Port Select 12 3 read-write NONE No GPIO Selected for CH0 ABUS Output 0 PORTA Port A Selected 1 PORTB Port B Selected 2 PORTC Port C Selected 3 PORTD Port D Selected 4 ABUSPINSELCH0 CH0 ABUS Pin Select 15 6 read-write ABUSPORTSELCH1 CH1 ABUS Port Select 22 3 read-write NONE No GPIO Selected for CH1 ABUS Output 0 PORTA Port A Selected 1 PORTB Port B Selected 2 PORTC Port C Selected 3 PORTD Port D Selected 4 ABUSPINSELCH1 CH1 ABUS Pin Select 25 6 read-write OUTTIMERCFG No Description 0x034 read-write 0x00000000 0x01FF83FF CH0OUTHOLDTIME CH0 Output Hold Time 0 10 read-write CH1OUTHOLDTIME CH1 Output Hold Time 15 10 read-write PCNT0_S 1 PCNT0_S Registers 0x49030000 0x00000000 0x00001000 registers PCNT0 56 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP VERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN PCNT Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000000 0x00000377 MODE Mode Select 0 3 read-write OVSSINGLE Single input EM23GRPACLK oversampling mode (available in EM0-EM3). 0 EXTCLKSINGLE Externally clocked single input counter mode (available in EM0-EM3). 1 EXTCLKQUAD Externally clocked quadrature decoder mode (available in EM0-EM3). 2 OVSQUAD1X EM23GRPACLK oversampling quadrature decoder 1X mode (available in EM0-EM3). 3 OVSQUAD2X EM23GRPACLK oversampling quadrature decoder 2X mode (available in EM0-EM3). 4 OVSQUAD4X EM23GRPACLK oversampling quadrature decoder 4X mode (available in EM0-EM3). 5 DEBUGHALT Debug Mode Halt Enable 4 1 read-write DISABLE PCNT is running in debug mode. 0 ENABLE PCNT is frozen in debug mode. 1 FILTEN Enable Digital Pulse Width Filter 5 1 read-write HYST Enable Hysteresis 6 1 read-write S0PRSEN S0IN PRS Enable 8 1 read-write S1PRSEN S1IN PRS Enable 9 1 read-write CTRL No Description 0x010 read-write 0x00000000 0x000000F7 S1CDIR Count Direction Determined By S1 0 1 read-write CNTDIR Non-Quadrature Mode Counter Direction Co 1 1 read-write UP Up counter mode. 0 DOWN Down counter mode. 1 EDGE Edge Select 2 1 read-write POS Positive edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Does not invert PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes 0 NEG Negative edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Inverts the PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes 1 CNTEV Controls When the Counter Counts 4 2 read-write BOTH Counts up on up-count and down on down-count events. 0 UP Only counts up on up-count events. 1 DOWN Only counts down on down-count events. 2 AUXCNTEV Controls When the Aux Counter Counts 6 2 read-write BOTH Counts up on both up-count and down-count events. 0 UP Counts up on up-count events. 1 DOWN Counts up on down-count events. 2 CMD No Description 0x014 write-only 0x00000000 0x00000F17 CORERST PCNT Clock Domain Reset 0 1 write-only CNTRST CNT Reset 1 1 write-only AUXCNTRST AUXCNT Reset 2 1 write-only LCNTIM Load CNT Immediately 4 1 write-only STARTCNT Start Main Counter 8 1 write-only STARTAUXCNT Start Aux Counter 9 1 write-only STOPCNT Stop Main Counter 10 1 write-only STOPAUXCNT Stop Aux Counter 11 1 write-only STATUS No Description 0x018 read-only 0x00000000 0x0000001F DIR Current Counter Direction 0 1 read-only UP Up counter mode (clockwise in EXTCLKQUAD mode with the EDGE bit in PCNTn_CTRL set to 0). 0 DOWN Down counter mode. 1 TOPBV TOP Buffer Valid 1 1 read-only PCNTLOCKSTATUS Lock Status 2 1 read-only UNLOCKED PCNT registers are unlocked 0 LOCKED PCNT registers are locked 1 CNTRUNNING Main Counter running status 3 1 read-only AUXCNTRUNNING Aux Counter running status 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F UF Underflow Interrupt Read Flag 0 1 read-write OF Overflow Interrupt Read Flag 1 1 read-write DIRCNG Direction Change Detect Interrupt Flag 2 1 read-write AUXOF Auxiliary Overflow Interrupt Read Flag 3 1 read-write OQSTERR Oversampling Quad State Err Int Flag 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F UF Underflow Interrupt Read Flag 0 1 read-write OF Overflow Interrupt Read Flag 1 1 read-write DIRCNG Direction Change Detect Interrupt Flag 2 1 read-write AUXOF Auxiliary Overflow Interrupt Read Flag 3 1 read-write OQSTERR Oversampling Quad State Err Int Flag 4 1 read-write CNT No Description 0x024 read-only 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-only AUXCNT No Description 0x028 read-only 0x00000000 0x0000FFFF AUXCNT Auxiliary Counter Value 0 16 read-only TOP No Description 0x02C read-write 0x000000FF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x030 read-write 0x000000FF 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write OVSCTRL No Description 0x034 read-write 0x00000000 0x000010FF FILTLEN Configure Filter Length for Inputs S0IN 0 8 read-write FLUTTERRM Flutter Remove 12 1 read-write SYNCBUSY No Description 0x038 read-only 0x00000000 0x0000001F CTRL CTRL Register Busy 0 1 read-only CMD CMD Register Busy 1 1 read-only TOP TOP Register Busy 2 1 read-only TOPB TOPB Register Busy 3 1 read-only OVSCTRL OVSCTRL Register Busy 4 1 read-only LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF PCNTLOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unock PCNT lockable registers 42976 LESENSE_S 1 LESENSE_S Registers 0x49038000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN Global Enable of LESENSE functions 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disabling 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG Configuration Register 0x00C read-write 0x00000000 0x00020FEF SCANMODE Configure scan mode 0 2 read-write PERIODIC A new scan is started each time the period counter overflows 0 ONESHOT A single scan is performed when START in CMD is set 1 PRS Pulse on PRS channel 2 SCANCONF Select scan configuration 2 2 read-write DIRMAP The channel configuration register registers used are directly mapped to the channel number. 0 INVMAP The channel configuration register registers used are CH<subscript>X+8</subscript>_CONF for channels 0-7 and CH<subscript>X-8</subscript>_CONF for channels 8-15. 1 TOGGLE The channel configuration register registers used toggles between CH<subscript>X</subscript>_CONF and CH<subscript>X+8</subscript>_CONF when channel x triggers 2 DECDEF The decoder state defines the CONF registers to be used. 3 DUALSAMPLE Enable dual sample mode 5 1 read-write STRSCANRES Enable storing of SCANRES 6 1 read-write DMAWU DMA wake-up from EM2 7 1 read-write DISABLE No DMA wake-up from EM2 0 ENABLE DMA wake-up from EM2 when FIFO count is greater or equal to RESFIDL 1 RESFIDL Result FIFO level 8 4 read-write DEBUGRUN Debug Mode Run Enable 17 1 read-write X0 LESENSE can not start new scans in debug mode 0 X1 LESENSE can start new scans in debug mode 1 TIMCTRL Timing Control Register 0x010 read-write 0x00000000 0x10CFF773 AUXPRESC Prescaling factor for high frequency tim 0 2 read-write DIV1 High frequency timer is clocked at LESENSEHFCLK/1 0 DIV2 High frequency timer is clocked at LESENSEHFCLK/2 1 DIV4 High frequency timer is clocked at LESENSEHFCLK/4 2 DIV8 High frequency timer is clocked at LESENSEHFCLK/8 3 LFPRESC Prescaling factor for low frequency time 4 3 read-write DIV1 Low frequency timer is clocked with LESENSECLK/1 0 DIV2 Low frequency timer is clocked with LESENSECLK/2 1 DIV4 Low frequency timer is clocked with LESENSECLK/4 2 DIV8 Low frequency timer is clocked with LESENSECLK/8 3 DIV16 Low frequency timer is clocked with LESENSECLK/16 4 DIV32 Low frequency timer is clocked with LESENSECLK/32 5 DIV64 Low frequency timer is clocked with LESENSECLK/64 6 DIV128 Low frequency timer is clocked with LESENSECLK/128 7 PCPRESC Period counter prescaling 8 3 read-write DIV1 The period counter clock frequency is LESENSECLK/1 0 DIV2 The period counter clock frequency is LESENSECLK/2 1 DIV4 The period counter clock frequency is LESENSECLK/4 2 DIV8 The period counter clock frequency is LESENSECLK/8 3 DIV16 The period counter clock frequency is LESENSECLK/16 4 DIV32 The period counter clock frequency is LESENSECLK/32 5 DIV64 The period counter clock frequency is LESENSECLK/64 6 DIV128 The period counter clock frequency is LESENSECLK/128 7 PCTOP Period counter top value 12 8 read-write STARTDLY Start delay configuration 22 2 read-write AUXSTARTUP AUX startup config 28 1 read-write PREDEMAND Request oscillator .5 LESENSECLK cycle before sensing starts 0 ONDEMAND Request oscillator at sensing time 1 PERCTRL Peripheral Control Register 0x014 read-write 0x00000000 0x03500144 DACCH0DATA DAC CH0 data selection. 2 1 read-write DACDATA DAC data is defined by CH0DATA in the DAC interface. 0 THRES DAC data is defined by THRES in CHx_INTERACT. 1 DACSTARTUP DAC startup configuration 6 1 read-write FULLCYCLE DAC is started a full LESENSECLK before sensor interaction starts. 0 HALFCYCLE DAC is started half a LESENSECLK cycle before sensor interaction starts. 1 DACCONVTRIG DAC conversion trigger configuration 8 1 read-write CHANNELSTART DAC is enabled before every LESENSE channle measurement. 0 SCANSTART DAC is only enabled once per scan. 1 ACMP0MODE ACMP0 mode 20 1 read-write MUX LESENSE controls POSSEL of ACMP0 0 MUXTHRES LESENSE controls POSSEL and reference divider of ACMP0 1 ACMP1MODE ACMP1 mode 22 1 read-write MUX LESENSE controls the POSSEL of ACMP1 0 MUXTHRES LESENSE POSSEL and reference divider of ACMP1 1 ACMP0INV Invert analog comparator 0 output 24 1 read-write ACMP1INV Invert analog comparator 1 output 25 1 read-write DECCTRL Decoder control Register 0x018 read-write 0x00000000 0x000000FD DECDIS Disable the decoder 0 1 read-write INTMAP Enable decoder to channel interrupt map 2 1 read-write HYSTPRS0 Enable decoder hysteresis on PRS0 output 3 1 read-write HYSTPRS1 Enable decoder hysteresis on PRS1 output 4 1 read-write HYSTPRS2 Enable decoder hysteresis on PRS2 output 5 1 read-write HYSTIRQ Enable decoder hysteresis on interrupt r 6 1 read-write PRSCNT Enable count mode on decoder PRS channel 7 1 read-write EVALCTRL LESENSE evaluation control 0x01C read-write 0x00000000 0x0000FFFF WINSIZE Sliding window and step detection size 0 16 read-write PRSCTRL PRS control register 0x020 read-write 0x00000000 0x00011F1F DECCMPVAL Decoder state compare value 0 5 read-write DECCMPMASK Decoder state compare value mask 8 5 read-write DECCMPEN Enable PRS output DECCMP 16 1 read-write CMD Command Register 0x024 write-only 0x00000000 0x0000000F START Start scanning of sensors. 0 1 write-only STOP Stop scanning of sensors 1 1 write-only DECODE Start decoder 2 1 write-only CLEARBUF Clear result buffer 3 1 write-only CHEN Channel enable Register 0x028 read-write 0x00000000 0x0000FFFF CHEN Enable scan channel 0 16 read-write SCANRES Scan result register 0x02C read-only 0x00000000 0xFFFFFFFF SCANRES Scan results 0 16 read-only STEPDIR Direction of previous step detection 16 16 read-only STATUS Status Register 0x030 read-only 0x00000000 0x0000007B RESFIFOV Result fifo valid 0 1 read-only RESFIFOFULL Result fifo full 1 1 read-only SCANACTIVE LESENSE scan active 3 1 read-only RUNNING LESENSE periodic counter running 4 1 read-only READBUSY FIFO Read Busy 5 1 read-only FLUSHING FIFO Flushing 6 1 read-only RESCOUNT Result FIFO Count 0x034 read-only 0x00000000 0x0000001F COUNT Result Fifo Count 0 5 read-only RESFIFO Result Fifo 0x038 read-only 0x00000000 0x000FFFFF BUFDATASRC Result data and source 0 20 read-only CURCH Current channel index 0x03C read-only 0x00000000 0x0000000F CURCH Shows the index of the current channel 0 4 read-only DECSTATE Current decoder state 0x040 read-only 0x00000000 0x0000001F DECSTATE Shows the current decoder state 0 5 read-only SENSORSTATE Decoder input register 0x044 read-only 0x00000000 0x0000000F SENSORSTATE Sensor State 0 4 read-only IDLECONF GPIO Idle phase configuration 0x048 read-write 0x00000000 0xFFFFFFFF CHIDLE0 Channel IDLE configuration 0 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE1 Channel IDLE configuration 2 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE2 Channel IDLE configuration 4 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE3 Channel IDLE configuration 6 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE4 Channel IDLE configuration 8 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE5 Channel IDLE configuration 10 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE6 Channel IDLE configuration 12 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE7 Channel IDLE configuration 14 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE8 Channel IDLE configuration 16 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE9 Channel IDLE configuration 18 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE10 Channel IDLE configuration 20 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE11 Channel IDLE configuration 22 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE12 Channel IDLE configuration 24 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE13 Channel IDLE configuration 26 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE14 Channel IDLE configuration 28 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE15 Channel IDLE configuration 30 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 SYNCBUSY Synchronization Busy Register 0x050 read-only 0x00000000 0x00000001 CMD Command 0 1 read-only IF Interrupt Flags 0x060 read-write 0x00000000 0x003FFFFF CH0 Channel 0 1 read-write CH1 Channel 1 1 read-write CH2 Channel 2 1 read-write CH3 Channel 3 1 read-write CH4 Channel 4 1 read-write CH5 Channel 5 1 read-write CH6 Channel 6 1 read-write CH7 Channel 7 1 read-write CH8 Channel 8 1 read-write CH9 Channel 9 1 read-write CH10 Channel 10 1 read-write CH11 Channel 11 1 read-write CH12 Channel 12 1 read-write CH13 Channel 13 1 read-write CH14 Channel 14 1 read-write CH15 Channel 15 1 read-write SCANDONE Scan Done 16 1 read-write DEC Decoder 17 1 read-write RESWL Result Watermark Level 18 1 read-write RESOF Result Overflow 19 1 read-write CNTOF Counter Overflow 20 1 read-write RESUF Result Underflow 21 1 read-write IEN Interrupt Enables 0x064 read-write 0x00000000 0x003FFFFF CH0 Channel 0 1 read-write CH1 Channel 1 1 read-write CH2 Channel 2 1 read-write CH3 Channel 3 1 read-write CH4 Channel 4 1 read-write CH5 Channel 5 1 read-write CH6 Channel 6 1 read-write CH7 Channel 7 1 read-write CH8 Channel 8 1 read-write CH9 Channel 9 1 read-write CH10 Channel 10 1 read-write CH11 Channel 11 1 read-write CH12 Channel 12 1 read-write CH13 Channel 13 1 read-write CH14 Channel 14 1 read-write CH15 Channel 15 1 read-write SCANDONE Scan Complete 16 1 read-write DEC Decoder 17 1 read-write RESWL Result Watermark Level 18 1 read-write RESOF Result Overflow 19 1 read-write CNTOF Counter Overflow 20 1 read-write RESUF Result Underflow 21 1 read-write CH0_TIMING No Description 0x100 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH0_INTERACT No Description 0x104 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH0_EVALCFG No Description 0x108 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH0_EVALTHRES No Description 0x10C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH1_TIMING No Description 0x110 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH1_INTERACT No Description 0x114 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH1_EVALCFG No Description 0x118 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH1_EVALTHRES No Description 0x11C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH2_TIMING No Description 0x120 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH2_INTERACT No Description 0x124 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH2_EVALCFG No Description 0x128 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH2_EVALTHRES No Description 0x12C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH3_TIMING No Description 0x130 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH3_INTERACT No Description 0x134 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH3_EVALCFG No Description 0x138 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH3_EVALTHRES No Description 0x13C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH4_TIMING No Description 0x140 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH4_INTERACT No Description 0x144 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH4_EVALCFG No Description 0x148 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH4_EVALTHRES No Description 0x14C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH5_TIMING No Description 0x150 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH5_INTERACT No Description 0x154 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH5_EVALCFG No Description 0x158 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH5_EVALTHRES No Description 0x15C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH6_TIMING No Description 0x160 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH6_INTERACT No Description 0x164 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH6_EVALCFG No Description 0x168 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH6_EVALTHRES No Description 0x16C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH7_TIMING No Description 0x170 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH7_INTERACT No Description 0x174 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH7_EVALCFG No Description 0x178 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH7_EVALTHRES No Description 0x17C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH8_TIMING No Description 0x180 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH8_INTERACT No Description 0x184 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH8_EVALCFG No Description 0x188 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH8_EVALTHRES No Description 0x18C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH9_TIMING No Description 0x190 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH9_INTERACT No Description 0x194 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH9_EVALCFG No Description 0x198 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH9_EVALTHRES No Description 0x19C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH10_TIMING No Description 0x1A0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH10_INTERACT No Description 0x1A4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH10_EVALCFG No Description 0x1A8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH10_EVALTHRES No Description 0x1AC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH11_TIMING No Description 0x1B0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH11_INTERACT No Description 0x1B4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH11_EVALCFG No Description 0x1B8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH11_EVALTHRES No Description 0x1BC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH12_TIMING No Description 0x1C0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH12_INTERACT No Description 0x1C4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH12_EVALCFG No Description 0x1C8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH12_EVALTHRES No Description 0x1CC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH13_TIMING No Description 0x1D0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH13_INTERACT No Description 0x1D4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH13_EVALCFG No Description 0x1D8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH13_EVALTHRES No Description 0x1DC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH14_TIMING No Description 0x1E0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH14_INTERACT No Description 0x1E4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH14_EVALCFG No Description 0x1E8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH14_EVALTHRES No Description 0x1EC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH15_TIMING No Description 0x1F0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH15_INTERACT No Description 0x1F4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH15_EVALCFG No Description 0x1F8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH15_EVALTHRES No Description 0x1FC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write ST0_ARC No Description 0x200 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST1_ARC No Description 0x204 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST2_ARC No Description 0x208 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST3_ARC No Description 0x20C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST4_ARC No Description 0x210 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST5_ARC No Description 0x214 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST6_ARC No Description 0x218 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST7_ARC No Description 0x21C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST8_ARC No Description 0x220 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST9_ARC No Description 0x224 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST10_ARC No Description 0x228 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST11_ARC No Description 0x22C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST12_ARC No Description 0x230 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST13_ARC No Description 0x234 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST14_ARC No Description 0x238 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST15_ARC No Description 0x23C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST16_ARC No Description 0x240 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST17_ARC No Description 0x244 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST18_ARC No Description 0x248 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST19_ARC No Description 0x24C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST20_ARC No Description 0x250 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST21_ARC No Description 0x254 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST22_ARC No Description 0x258 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST23_ARC No Description 0x25C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST24_ARC No Description 0x260 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST25_ARC No Description 0x264 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST26_ARC No Description 0x268 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST27_ARC No Description 0x26C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST28_ARC No Description 0x270 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST29_ARC No Description 0x274 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST30_ARC No Description 0x278 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST31_ARC No Description 0x27C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST32_ARC No Description 0x280 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST33_ARC No Description 0x284 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST34_ARC No Description 0x288 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST35_ARC No Description 0x28C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST36_ARC No Description 0x290 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST37_ARC No Description 0x294 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST38_ARC No Description 0x298 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST39_ARC No Description 0x29C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST40_ARC No Description 0x2A0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST41_ARC No Description 0x2A4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST42_ARC No Description 0x2A8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST43_ARC No Description 0x2AC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST44_ARC No Description 0x2B0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST45_ARC No Description 0x2B4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST46_ARC No Description 0x2B8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST47_ARC No Description 0x2BC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST48_ARC No Description 0x2C0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST49_ARC No Description 0x2C4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST50_ARC No Description 0x2C8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST51_ARC No Description 0x2CC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST52_ARC No Description 0x2D0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST53_ARC No Description 0x2D4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST54_ARC No Description 0x2D8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST55_ARC No Description 0x2DC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST56_ARC No Description 0x2E0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST57_ARC No Description 0x2E4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST58_ARC No Description 0x2E8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST59_ARC No Description 0x2EC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST60_ARC No Description 0x2F0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST61_ARC No Description 0x2F4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST62_ARC No Description 0x2F8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST63_ARC No Description 0x2FC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write HFRCOEM23_S 2 HFRCOEM23_S Registers 0x4A000000 0x00000000 0x00001000 registers HFRCOEM23 47 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-demand 1 1 read-write EM23ONDEMAND EM23 On-demand 2 1 read-write CAL No Description 0x008 read-write 0xA8689F7F 0xFFFFBF7F TUNING Tuning Value 0 7 read-write FINETUNING Fine Tuning Value 8 6 read-write LDOHP LDO High Power Mode 15 1 read-write FREQRANGE Frequency Range 16 5 read-write CMPBIAS Comparator Bias Current 21 3 read-write CLKDIV Locally Divide HFRCO Clock Output 24 2 read-write DIV1 Divide by 1. 0 DIV2 Divide by 2. 1 DIV4 Divide by 4. 2 CMPSEL Comparator Load Select 26 2 read-write IREFTC Tempco Trim on Comparator Current 28 4 read-write STATUS No Description 0x00C read-only 0x00000000 0x80010007 RDY Ready 0 1 read-only FREQBSY Frequency Updating Busy 1 1 read-only SYNCBUSY Synchronization Busy 2 1 read-only ENS Enable Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED HFRCO is unlocked 0 LOCKED HFRCO is locked 1 IF No Description 0x010 read-write 0x00000000 0x00000001 RDY Ready Interrupt Flag 0 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000001 RDY RDY Interrupt Enable 0 1 read-write LOCK No Description 0x01C write-only 0x00008195 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 33173 HFXO0_S 3 HFXO0_S Registers 0x4A004000 0x00000000 0x00001000 registers HFXO0 45 IPVERSION No Description 0x000 read-only 0x00000003 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only XTALCFG No Description 0x010 read-write 0x0BB00820 0x0FFFFFFF COREBIASSTARTUPI Intermediate Startup Core Bias Current 0 6 read-write COREBIASSTARTUP Startup Core Bias Current 6 6 read-write CTUNEXISTARTUP Startup Tuning Capacitance on XI 12 4 read-write CTUNEXOSTARTUP Startup Tuning Capacitance on XO 16 4 read-write TIMEOUTSTEADY Steady State Timeout 20 4 read-write T4US The steady state timeout is set to 16 us minimum. The maximum can be +40%. 0 T16US The steady state timeout is set to 41 us minimum. The maximum can be +40%. 1 T41US The steady state timeout is set to 83 us minimum. The maximum can be +40%. 2 T83US The steady state timeout is set to 125 us minimum. The maximum can be +40%. 3 T125US The steady state timeout is set to 166 us minimum. The maximum can be +40%. 4 T166US The steady state timeout is set to 208 us minimum. The maximum can be +40%. 5 T208US The steady state timeout is set to 250 us minimum. The maximum can be +40%. 6 T250US The steady state timeout is set to 333 us minimum. The maximum can be +40%. 7 T333US The steady state timeout is set to 416 us minimum. The maximum can be +40%. 8 T416US The steady state timeout is set to 500 us minimum. The maximum can be +40%. 9 T500US The steady state timeout is set to 666 us minimum. The maximum can be +40%. 10 T666US The steady state timeout is set to 833 us minimum. The maximum can be +40%. 11 T833US The steady state timeout is set to 1666 us minimum. The maximum can be +40%. 12 T1666US The steady state timeout is set to 2500 us minimum. The maximum can be +40%. 13 T2500US The steady state timeout is set to 4166 us minimum. The maximum can be +40%. 14 T4166US The steady state timeout is set to 7500 us minimum. The maximum can be +40%. 15 TIMEOUTCBLSB Core Bias LSB Change Timeout 24 4 read-write T8US The core bias LSB change timeout is set to 8 us minimum. The maximum can be +40%. 0 T20US The core bias LSB change timeout is set to 20 us minimum. The maximum can be +40%. 1 T41US The core bias LSB change timeout is set to 41 us minimum. The maximum can be +40%. 2 T62US The core bias LSB change timeout is set to 62 us minimum. The maximum can be +40%. 3 T83US The core bias LSB change timeout is set to 83 us minimum. The maximum can be +40%. 4 T104US The core bias LSB change timeout is set to 104 us minimum. The maximum can be +40%. 5 T125US The core bias LSB change timeout is set to 125 us minimum. The maximum can be +40%. 6 T166US The core bias LSB change timeout is set to 166 us minimum. The maximum can be +40%. 7 T208US The core bias LSB change timeout is set to 208 us minimum. The maximum can be +40%. 8 T250US The core bias LSB change timeout is set to 250 us minimum. The maximum can be +40%. 9 T333US The core bias LSB change timeout is set to 333 us minimum. The maximum can be +40%. 10 T416US The core bias LSB change timeout is set to 416 us minimum. The maximum can be +40%. 11 T833US The core bias LSB change timeout is set to 833 us minimum. The maximum can be +40%. 12 T1250US The core bias LSB change timeout is set to 1250 us minimum. The maximum can be +40%. 13 T2083US The core bias LSB change timeout is set to 2083 us minimum. The maximum can be +40%. 14 T3750US The core bias LSB change timeout is set to 3750 us minimum. The maximum can be +40%. 15 XTALCTRL No Description 0x018 read-write 0x033C3C3C 0x8FFFFFFF COREBIASANA Core Bias Current 0 8 read-write CTUNEXIANA Tuning Capacitance on XI 8 8 read-write CTUNEXOANA Tuning Capacitance on XO 16 8 read-write CTUNEFIXANA Fixed Tuning Capacitance 24 2 read-write NONE Remove fixed capacitance on XI and XO nodes 0 XI Adds fixed capacitance on XI node 1 XO Adds fixed capacitance on XO node 2 BOTH Adds fixed capacitance on both XI and XO nodes 3 COREDGENANA Core Degeneration 26 2 read-write NONE Do not apply core degeneration resistence 0 DGEN33 Apply 33 ohm core degeneration resistence 1 DGEN50 Apply 50 ohm core degeneration resistence 2 DGEN100 Apply 100 ohm core degeneration resistence 3 SKIPCOREBIASOPT Skip Core Bias Optimization 31 1 read-write XTALCTRL1 No Description 0x01C read-write 0x0000003C 0x000000FF CTUNEXIBUFOUTANA BUFOUT Tuning Capacitance on XI 0 8 read-write CFG No Description 0x020 read-write 0x10000000 0xB000000F MODE Crystal Oscillator Mode 0 2 read-write XTAL crystal oscillator 0 EXTCLK external sinusoidal clock can be supplied on XI pin. 1 EXTCLKPKDET external sinusoidal clock can be supplied on XI pin (peak detector used). 2 ENXIDCBIASANA Enable XI Internal DC Bias 2 1 read-write SQBUFSCHTRGANA Squaring Buffer Schmitt Trigger 3 1 read-write DISABLE Squaring buffer schmitt trigger is disabled 0 ENABLE Squaring buffer schmitt trigger is enabled 1 FORCELFTIMEOUT Force Low Frequency Timeout 28 1 read-write CTRL No Description 0x028 read-write 0x07000040 0x8707FF7D BUFOUTFREEZE Freeze BUFOUT Controls 0 1 read-write KEEPWARM Keep Warm 2 1 read-write EM23ONDEMAND On-demand During EM23 3 1 read-write FORCEXI2GNDANA Force XI Pin to Ground 4 1 read-write DISABLE Disabled (not pulled) 0 ENABLE Enabled (pulled) 1 FORCEXO2GNDANA Force XO Pin to Ground 5 1 read-write DISABLE Disabled (not pulled) 0 ENABLE Enabled (pulled) 1 FORCECTUNEMAX Force Tuning Cap to Max Value 6 1 read-write PRSSTATUSSEL0 PRS Status 0 Output Select 8 4 read-write DISABLED PRS mux outputs 0 0 ENS PRS mux outputs enabled status 1 COREBIASOPTRDY PRS mux outputs core bias optimization ready status 2 RDY PRS mux outputs ready status 3 PRSRDY PRS mux outputs PRS ready status 4 BUFOUTRDY PRS mux outputs BUFOUT ready status 5 HWREQ PRS mux outputs oscillator requested by digital clock status 8 PRSHWREQ PRS mux outputs oscillator requested by PRS request status 9 BUFOUTHWREQ PRS mux outputs oscillator requested by BUFOUT request status 10 PRSSTATUSSEL1 PRS Status 1 Output Select 12 4 read-write DISABLED PRS mux outputs 0 0 ENS PRS mux outputs enabled status 1 COREBIASOPTRDY PRS mux outputs core bias optimization ready status 2 RDY PRS mux outputs ready status 3 PRSRDY PRS mux outputs PRS ready status 4 BUFOUTRDY PRS mux outputs BUFOUT ready status 5 HWREQ PRS mux outputs oscillator requested by digital clock status 8 PRSHWREQ PRS mux outputs oscillator requested by PRS request status 9 BUFOUTHWREQ PRS mux outputs oscillator requested by BUFOUT request status 10 FORCEEN Force Digital Clock Request 16 1 read-write FORCEENPRS Force PRS Oscillator Request 17 1 read-write FORCEENBUFOUT Force BUFOUT Request 18 1 read-write DISONDEMAND Disable On-demand For Digital Clock 24 1 read-write DISONDEMANDPRS Disable On-demand For PRS 25 1 read-write DISONDEMANDBUFOUT Disable On-demand For BUFOUT 26 1 read-write BUFOUTTRIM No Description 0x040 read-write 0x00000008 0x0000000F VTRTRIMANA BUFOUT Reference Trim 0 4 read-write BUFOUTCTRL No Description 0x044 read-write 0x00643C15 0xC0FFFFFF XOUTBIASANA Driver Bias Current 0 4 read-write XOUTCFANA Buffer Gain 4 4 read-write XOUTGMANA 8 4 read-write PEAKDETTHRESANA Peak Detector Threshold for XOUT 12 4 read-write V105MV 0 V132MV 1 V157MV 2 V184MV 3 V210MV 4 V236MV 5 V262MV 6 V289MV 7 V315MV 8 V341MV 9 V367MV 10 V394MV 11 V420MV 12 V446MV 13 V472MV 14 V499MV 15 TIMEOUTCTUNE Tuning Cap Change Timeout 16 4 read-write T2US The tuning cap change timeout is set to 2 us minimum. The maximum can be +40%. 0 T5US The tuning cap change timeout is set to 5 us minimum. The maximum can be +40%. 1 T10US The tuning cap change timeout is set to 10 us minimum. The maximum can be +40%. 2 T16US The tuning cap change timeout is set to 16 us minimum. The maximum can be +40%. 3 T21US The tuning cap change timeout is set to 21 us minimum. The maximum can be +40%. 4 T26US The tuning cap change timeout is set to 26 us minimum. The maximum can be +40%. 5 T31US The tuning cap change timeout is set to 31 us minimum. The maximum can be +40%. 6 T42US The tuning cap change timeout is set to 42 us minimum. The maximum can be +40%. 7 T52US The tuning cap change timeout is set to 52 us minimum. The maximum can be +40%. 8 T63US The tuning cap change timeout is set to 63 us minimum. The maximum can be +40%. 9 T83US The tuning cap change timeout is set to 83 us minimum. The maximum can be +40%. 10 T104US The tuning cap change timeout is set to 104 us minimum. The maximum can be +40%. 11 T208US The tuning cap change timeout is set to 208 us minimum. The maximum can be +40%. 12 T313US The tuning cap change timeout is set to 313 us minimum. The maximum can be +40%. 13 T521US The tuning cap change timeout is set to 521 us minimum. The maximum can be +40%. 14 T938US The tuning cap change timeout is set to 938 us minimum. The maximum can be +40%. 15 TIMEOUTSTARTUP Oscillator Startup Timeout 20 4 read-write T42US The oscillator startup timeout is set to 42 us minimum. The maximum can be +40%. 0 T83US The oscillator startup timeout is set to 83 us minimum. The maximum can be +40%. 1 T108US The oscillator startup timeout is set to 108 us minimum. The maximum can be +40%. 2 T133US The oscillator startup timeout is set to 133 us minimum. The maximum can be +40%. 3 T158US The oscillator startup timeout is set to 158 us minimum. The maximum can be +40%. 4 T183US The oscillator startup timeout is set to 183 us minimum. The maximum can be +40%. 5 T208US The oscillator startup timeout is set to 208 us minimum. The maximum can be +40%. 6 T233US The oscillator startup timeout is set to 233 us minimum. The maximum can be +40%. 7 T258US The oscillator startup timeout is set to 258 us minimum. The maximum can be +40%. 8 T283US The oscillator startup timeout is set to 283 us minimum. The maximum can be +40%. 9 T333US The oscillator startup timeout is set to 333 us minimum. The maximum can be +40%. 10 T375US The oscillator startup timeout is set to 375 us minimum. The maximum can be +40%. 11 T417US The oscillator startup timeout is set to 417 us minimum. The maximum can be +40%. 12 T458US The oscillator startup timeout is set to 458 us minimum. The maximum can be +40%. 13 T500US The oscillator startup timeout is set to 500 us minimum. The maximum can be +40%. 14 T667US The oscillator startup timeout is set to 667 us minimum. The maximum can be +40%. 15 MINIMUMSTARTUPDELAY Minimum Startup Delay 31 1 read-write CMD No Description 0x050 write-only 0x00000000 0x00000001 COREBIASOPT Core Bias Optimizaton 0 1 write-only STATUS No Description 0x058 read-only 0x00000000 0xC03F800F RDY Ready Status 0 1 read-only COREBIASOPTRDY Core Bias Optimization Ready 1 1 read-only PRSRDY PRS Ready Status 2 1 read-only BUFOUTRDY BUFOUT Ready Status 3 1 read-only BUFOUTFROZEN BUFOUT Frozen 15 1 read-only ENS Enabled Status 16 1 read-only HWREQ Oscillator Requested by Digital Clock 17 1 read-only ISWARM Oscillator Is Kept Warm 19 1 read-only PRSHWREQ Oscillator Requested by PRS Request 20 1 read-only BUFOUTHWREQ Oscillator Requested by BUFOUT Request 21 1 read-only SYNCBUSY Sync Busy 30 1 read-only LOCK Configuration Lock Status 31 1 read-only UNLOCKED Configuration lock is unlocked 0 LOCKED Configuration lock is locked 1 IF No Description 0x070 read-write 0x00000000 0xF830800F RDY Digital Clock Ready Interrupt 0 1 read-write COREBIASOPTRDY Core Bias Optimization Ready Interrupt 1 1 read-write PRSRDY PRS Ready Interrupt 2 1 read-write BUFOUTRDY BUFOUT Ready Interrupt 3 1 read-write BUFOUTFROZEN BUFOUT FROZEN Interrupt 15 1 read-write PRSERR PRS Requset Error Interrupt 20 1 read-write BUFOUTERR BUFOUT Request Error Interrupt 21 1 read-write BUFOUTFREEZEERR BUFOUT Freeze Error Interrupt 27 1 read-write BUFOUTDNSERR BUFOUT Did Not Start Error Interrupt 28 1 read-write DNSERR Did Not Start Error Interrupt 29 1 read-write LFTIMEOUTERR Low Frequency Timeout Error Interrupt 30 1 read-write COREBIASOPTERR Core Bias Optimization Error Interrupt 31 1 read-write IEN No Description 0x074 read-write 0x00000000 0xF830800F RDY Digital Clock Ready Interrupt 0 1 read-write COREBIASOPTRDY Core Bias Optimization Ready Interrupt 1 1 read-write PRSRDY PRS Ready Interrupt 2 1 read-write BUFOUTRDY BUFOUT Ready Interrupt 3 1 read-write BUFOUTFROZEN BUFOUT FROZEN Interrupt 15 1 read-write PRSERR PRS Requset Error Interrupt 20 1 read-write BUFOUTERR BUFOUT Request Error Interrupt 21 1 read-write BUFOUTFREEZEERR BUFOUT Freeze Error Interrupt 27 1 read-write BUFOUTDNSERR BUFOUT Did Not Start Error Interrupt 28 1 read-write DNSERR Did Not Start Error Interrupt 29 1 read-write LFTIMEOUTERR Low Frequency Timeout Error Interrupt 30 1 read-write COREBIASOPTERR Core Bias Optimization Error Interrupt 31 1 read-write LOCK No Description 0x080 write-only 0x0000580E 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 22542 I2C0_S 0 I2C0_S Registers 0x4B000000 0x00000000 0x00001000 registers I2C0 28 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN module enable 0 1 read-write DISABLE Disable Peripheral Clock 0 ENABLE Enable Peripheral Clock 1 CTRL No Description 0x008 read-write 0x00000000 0x0037B3FF CORERST Soft Reset the internal state registers 0 1 read-write DISABLE No change to internal state registers 0 ENABLE Reset the internal state registers 1 SLAVE Addressable as Follower 1 1 read-write DISABLE All addresses will be responded to with a NACK 0 ENABLE Addresses matching the programmed follower address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK. 1 AUTOACK Automatic Acknowledge 2 1 read-write DISABLE Software must give one ACK command for each ACK transmitted on the I2C bus. 0 ENABLE Addresses that are not automatically NACK'ed, and all data is automatically acknowledged. 1 AUTOSE Automatic STOP when Empty 3 1 read-write DISABLE A stop must be sent manually when no more data is to be transmitted. 0 ENABLE The leader automatically sends a STOP when no more data is available for transmission. 1 AUTOSN Automatic STOP on NACK 4 1 read-write DISABLE Stop is not automatically sent if a NACK is received from a follower. 0 ENABLE The leader automatically sends a STOP if a NACK is received from a follower. 1 ARBDIS Arbitration Disable 5 1 read-write DISABLE When a device loses arbitration, the ARBIF interrupt flag is set and the bus is released. 0 ENABLE When a device loses arbitration, the ARBIF interrupt flag is set, but communication proceeds. 1 GCAMEN General Call Address Match Enable 6 1 read-write DISABLE General call address will be NACK'ed if it is not included by the follower address and address mask. 0 ENABLE When a general call address is received, a software response is required 1 TXBIL TX Buffer Interrupt Level 7 1 read-write EMPTY TXBL status and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALF_FULL TXBL status and the TXBL interrupt flag are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full 1 CLHR Clock Low High Ratio 8 2 read-write STANDARD Nlow=4 and Nhigh=4, and the Nlow:Nhigh ratio is 4:4 0 ASYMMETRIC Nlow=6 and Nhigh=3, and the Nlow:Nhigh ratio is 6:3 1 FAST Nlow=11 and Nhigh=6, and the Nlow:Nhigh ratio is 11:6 2 BITO Bus Idle Timeout 12 2 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 GIBITO Go Idle on Bus Idle Timeout 15 1 read-write DISABLE A bus idle timeout has no effect on the bus state. 0 ENABLE A bus idle timeout tells the I2C module that the bus is idle, allowing new transfers to be initiated. 1 CLTO Clock Low Timeout 16 3 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 I2C320PCC Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout. 4 I2C1024PCC Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout. 5 SCLMONEN SCL Monitor Enable 20 1 read-write DISABLE Disable SCL monitor 0 ENABLE Enable SCL monitor 1 SDAMONEN SDA Monitor Enable 21 1 read-write DISABLE Disable SDA Monitor 0 ENABLE Enable SDA Monitor 1 CMD No Description 0x00C write-only 0x00000000 0x000000FF START Send start condition 0 1 write-only STOP Send stop condition 1 1 write-only ACK Send ACK 2 1 write-only NACK Send NACK 3 1 write-only CONT Continue transmission 4 1 write-only ABORT Abort transmission 5 1 write-only CLEARTX Clear TX 6 1 write-only CLEARPC Clear Pending Commands 7 1 write-only STATE No Description 0x010 read-only 0x00000001 0x000000FF BUSY Bus Busy 0 1 read-only MASTER Leader 1 1 read-only TRANSMITTER Transmitter 2 1 read-only NACKED Nack Received 3 1 read-only BUSHOLD Bus Held 4 1 read-only STATE Transmission State 5 3 read-only IDLE No transmission is being performed. 0 WAIT Waiting for idle. Will send a start condition as soon as the bus is idle. 1 START Start transmit phase 2 ADDR Address transmit or receive phase 3 ADDRACK Address ack/nack transmit or receive phase 4 DATA Data transmit or receive phase 5 DATAACK Data ack/nack transmit or receive phase 6 STATUS No Description 0x014 read-only 0x00000080 0x00000FFF PSTART Pending START 0 1 read-only PSTOP Pending STOP 1 1 read-only PACK Pending ACK 2 1 read-only PNACK Pending NACK 3 1 read-only PCONT Pending continue 4 1 read-only PABORT Pending abort 5 1 read-only TXC TX Complete 6 1 read-only TXBL TX Buffer Level 7 1 read-only RXDATAV RX Data Valid 8 1 read-only RXFULL RX FIFO Full 9 1 read-only TXBUFCNT TX Buffer Count 10 2 read-only CLKDIV No Description 0x018 read-write 0x00000000 0x000001FF DIV Clock Divider 0 9 read-write SADDR No Description 0x01C read-write 0x00000000 0x000000FE ADDR Follower address 1 7 read-write SADDRMASK No Description 0x020 read-write 0x00000000 0x000000FE SADDRMASK Follower Address Mask 1 7 read-write RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLE No Description 0x028 read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAP No Description 0x02C read-only 0x00000000 0x000000FF RXDATAP RX Data Peek 0 8 read-only RXDOUBLEP No Description 0x030 read-only 0x00000000 0x0000FFFF RXDATAP0 RX Data 0 Peek 0 8 read-only RXDATAP1 RX Data 1 Peek 8 8 read-only TXDATA No Description 0x034 write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLE No Description 0x038 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x03C read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write IEN No Description 0x040 read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write WDOG0_S 1 WDOG0_S Registers 0x4B004000 0x00000000 0x00001000 registers WDOG0 43 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disabling busy status 1 1 read-only CFG No Description 0x008 read-write 0x000F0000 0x730F073F CLRSRC WDOG Clear Source 0 1 read-write SW A write to the clear bit will clear the WDOG counter 0 PRSSRC0 A rising edge on the PRS Source 0 will clear the WDOG counter 1 EM1RUN EM1 Run 1 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM2RUN EM2 Run 2 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM3RUN EM3 Run 3 1 read-write DISABLE WDOG timer is frozen in EM3. 0 ENABLE WDOG timer is running in EM3. 1 EM4BLOCK EM4 Block 4 1 read-write DISABLE EM4 can be entered by software. See EMU for detailed description. 0 ENABLE EM4 cannot be entered by software. 1 DEBUGRUN Debug Mode Run 5 1 read-write DISABLE WDOG timer is frozen in debug mode 0 ENABLE WDOG timer is running in debug mode 1 WDOGRSTDIS WDOG Reset Disable 8 1 read-write EN A timeout will cause a WDOG reset 0 DIS A timeout will not cause a WDOG reset 1 PRS0MISSRSTEN PRS Src0 Missing Event WDOG Reset 9 1 read-write PRS1MISSRSTEN PRS Src1 Missing Event WDOG Reset 10 1 read-write PERSEL WDOG Timeout Period Select 16 4 read-write SEL0 Timeout period of 9 wdog cycles 0 SEL1 Timeout period of 17 wdog cycles 1 SEL2 Timeout period of 33 wdog cycles 2 SEL3 Timeout period of 65 wdog cycles 3 SEL4 Timeout period of 129 wdog cycles 4 SEL5 Timeout period of 257 wdog cycles 5 SEL6 Timeout period of 513 wdog cycles 6 SEL7 Timeout period of 1k wdog cycles 7 SEL8 Timeout period of 2k wdog cycles 8 SEL9 Timeout period of 4k wdog cycles 9 SEL10 Timeout period of 8k wdog cycles 10 SEL11 Timeout period of 16k wdog cycles 11 SEL12 Timeout period of 32k wdog cycles 12 SEL13 Timeout period of 64k wdog cycles 13 SEL14 Timeout period of 128k wdog cycles 14 SEL15 Timeout period of 256k wdog cycles 15 WARNSEL WDOG Warning Period Select 24 2 read-write DIS Disable 0 SEL1 Warning timeout is 25% of the Timeout. 1 SEL2 Warning timeout is 50% of the Timeout. 2 SEL3 Warning timeout is 75% of the Timeout. 3 WINSEL WDOG Illegal Window Select 28 3 read-write DIS Disabled. 0 SEL1 Window timeout is 12.5% of the Timeout. 1 SEL2 Window timeout is 25% of the Timeout. 2 SEL3 Window timeout is 37.5% of the Timeout. 3 SEL4 Window timeout is 50% of the Timeout. 4 SEL5 Window timeout is 62.5% of the Timeout. 5 SEL6 Window timeout is 75.5% of the Timeout. 6 SEL7 Window timeout is 87.5% of the Timeout. 7 CMD No Description 0x00C write-only 0x00000000 0x00000001 CLEAR WDOG Timer Clear 0 1 write-only UNCHANGED WDOG timer is unchanged. 0 CLEARED WDOG timer is cleared to 0. 1 STATUS No Description 0x014 read-only 0x00000000 0x80000000 LOCK WDOG Configuration Lock Status 31 1 read-only UNLOCKED All WDOG lockable registers are unlocked. 0 LOCKED All WDOG lockable registers are locked. 1 IF No Description 0x018 read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Flag 0 1 read-write WARN WDOG Warning Timeout Interrupt Flag 1 1 read-write WIN WDOG Window Interrupt Flag 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Flag 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Flag 4 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Enable 0 1 read-write WARN WDOG Warning Timeout Interrupt Enable 1 1 read-write WIN WDOG Window Interrupt Enable 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Enable 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Enable 4 1 read-write LOCK No Description 0x020 write-only 0x0000ABE8 0x0000FFFF LOCKKEY WDOG Configuration Lock 0 16 write-only LOCK Lock WDOG lockable registers 0 UNLOCK Unlock WDOG lockable registers 44008 SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 CMD Sync Busy for Cmd Register 0 1 read-only WDOG1_S 1 WDOG1_S Registers 0x4B008000 0x00000000 0x00001000 registers WDOG1 44 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disabling busy status 1 1 read-only CFG No Description 0x008 read-write 0x000F0000 0x730F073F CLRSRC WDOG Clear Source 0 1 read-write SW A write to the clear bit will clear the WDOG counter 0 PRSSRC0 A rising edge on the PRS Source 0 will clear the WDOG counter 1 EM1RUN EM1 Run 1 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM2RUN EM2 Run 2 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM3RUN EM3 Run 3 1 read-write DISABLE WDOG timer is frozen in EM3. 0 ENABLE WDOG timer is running in EM3. 1 EM4BLOCK EM4 Block 4 1 read-write DISABLE EM4 can be entered by software. See EMU for detailed description. 0 ENABLE EM4 cannot be entered by software. 1 DEBUGRUN Debug Mode Run 5 1 read-write DISABLE WDOG timer is frozen in debug mode 0 ENABLE WDOG timer is running in debug mode 1 WDOGRSTDIS WDOG Reset Disable 8 1 read-write EN A timeout will cause a WDOG reset 0 DIS A timeout will not cause a WDOG reset 1 PRS0MISSRSTEN PRS Src0 Missing Event WDOG Reset 9 1 read-write PRS1MISSRSTEN PRS Src1 Missing Event WDOG Reset 10 1 read-write PERSEL WDOG Timeout Period Select 16 4 read-write SEL0 Timeout period of 9 wdog cycles 0 SEL1 Timeout period of 17 wdog cycles 1 SEL2 Timeout period of 33 wdog cycles 2 SEL3 Timeout period of 65 wdog cycles 3 SEL4 Timeout period of 129 wdog cycles 4 SEL5 Timeout period of 257 wdog cycles 5 SEL6 Timeout period of 513 wdog cycles 6 SEL7 Timeout period of 1k wdog cycles 7 SEL8 Timeout period of 2k wdog cycles 8 SEL9 Timeout period of 4k wdog cycles 9 SEL10 Timeout period of 8k wdog cycles 10 SEL11 Timeout period of 16k wdog cycles 11 SEL12 Timeout period of 32k wdog cycles 12 SEL13 Timeout period of 64k wdog cycles 13 SEL14 Timeout period of 128k wdog cycles 14 SEL15 Timeout period of 256k wdog cycles 15 WARNSEL WDOG Warning Period Select 24 2 read-write DIS Disable 0 SEL1 Warning timeout is 25% of the Timeout. 1 SEL2 Warning timeout is 50% of the Timeout. 2 SEL3 Warning timeout is 75% of the Timeout. 3 WINSEL WDOG Illegal Window Select 28 3 read-write DIS Disabled. 0 SEL1 Window timeout is 12.5% of the Timeout. 1 SEL2 Window timeout is 25% of the Timeout. 2 SEL3 Window timeout is 37.5% of the Timeout. 3 SEL4 Window timeout is 50% of the Timeout. 4 SEL5 Window timeout is 62.5% of the Timeout. 5 SEL6 Window timeout is 75.5% of the Timeout. 6 SEL7 Window timeout is 87.5% of the Timeout. 7 CMD No Description 0x00C write-only 0x00000000 0x00000001 CLEAR WDOG Timer Clear 0 1 write-only UNCHANGED WDOG timer is unchanged. 0 CLEARED WDOG timer is cleared to 0. 1 STATUS No Description 0x014 read-only 0x00000000 0x80000000 LOCK WDOG Configuration Lock Status 31 1 read-only UNLOCKED All WDOG lockable registers are unlocked. 0 LOCKED All WDOG lockable registers are locked. 1 IF No Description 0x018 read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Flag 0 1 read-write WARN WDOG Warning Timeout Interrupt Flag 1 1 read-write WIN WDOG Window Interrupt Flag 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Flag 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Flag 4 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Enable 0 1 read-write WARN WDOG Warning Timeout Interrupt Enable 1 1 read-write WIN WDOG Window Interrupt Enable 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Enable 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Enable 4 1 read-write LOCK No Description 0x020 write-only 0x0000ABE8 0x0000FFFF LOCKKEY WDOG Configuration Lock 0 16 write-only LOCK Lock WDOG lockable registers 0 UNLOCK Unlock WDOG lockable registers 44008 SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 CMD Sync Busy for Cmd Register 0 1 read-only EUSART0_S 1 EUSART0_S Registers 0x4B010000 0x00000000 0x00001000 registers EUSART0_RX 11 EUSART0_TX 12 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF8E7F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 TXDMAWU Transmitter DMA Wakeup 9 1 read-write RXDMAWU Receiver DMA Wakeup 10 1 read-write SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 IRLFCFG No Description 0x020 read-write 0x00000000 0x00000001 IRLFEN Pulse Generator/Extender Enable 0 1 read-write TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030D3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write CSWU CS Wake-up Interrupt Flag 16 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030D3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write CSWU CS Wake-up IEN 16 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only SEMAILBOX_S_HOST 1 SEMAILBOX_S_HOST Registers 0x4C000000 0x00000000 0x00001000 registers SEMBRX 67 SEMBTX 68 FIFO A write access to any address in this area will be mapped to the TX FIFO (only for the payload). A read access to any address in this area will be mapped to the RX FIFO (only for the payload). Using an address range (16 x 32-bit) rather than one single address mapped to the FIFO allows using incremental bursts. 0x000 read-write 0x00000000 0xFFFFFFFF FIFO FIFO 0 32 read-write TX_STATUS TX Status register. 0x040 read-only 0x00000000 0x00BFFFFF REMBYTES REMBYTES 0 16 read-only MSGINFO MSGINFO 16 4 read-only TXINT TXINT 20 1 read-only TXFULL TXFULL 21 1 read-only TXERROR TXERROR 23 1 read-only RX_STATUS RX Status register. 0x044 read-only 0x00000000 0x00FFFFFF REMBYTES REMBYTES 0 16 read-only MSGINFO MSGINFO 16 4 read-only RXINT RXINT 20 1 read-only RXEMPTY RXEMPTY 21 1 read-only RXHDR RXHDR 22 1 read-only RXERROR RXERROR 23 1 read-only TX_PROT TX Protection register. 0x048 read-only 0x00000000 0xFFE00000 UNPROTECTED UNPROTECTED 21 1 read-only PRIVILEGED PRIVILEGED 22 1 read-only NONSECURE NONSECURE 23 1 read-only USER USER 24 8 read-only RX_PROT RX Protection register. 0x04C read-only 0x00000000 0xFFE00000 UNPROTECTED UNPROTECTED 21 1 read-only PRIVILEGED PRIVILEGED 22 1 read-only NONSECURE NONSECURE 23 1 read-only USER USER 24 8 read-only TX_HEADER A write access to this register will be mapped to the TX FIFO (only for header). 0x050 write-only 0x00000000 0xFFFFFFFF TXHEADER TXHEADER 0 32 write-only RX_HEADER A read access to this register will be mapped to the RX FIFO (only for the header). 0x054 read-only 0x00000000 0xFFFFFFFF RXHEADER RXHEADER 0 32 read-only CONFIGURATION Configuration register. 0x058 read-write 0x00000000 0x00000003 TXINTEN TXINTEN 0 1 read-write RXINTEN RXINTEN 1 1 read-write SCRATCHPAD_NS 0 SCRATCHPAD_NS Registers 0x50000000 0x00000000 0x00001000 registers SREG0 Used for SIMCTRL Pointer in Verification Environment 0x000 read-write 0x00000000 0xFFFFFFFF SCRATCH Scratch Pad Register 0 32 read-write SREG1 Used for SIMCTRL Data Access in Verification Environment 0x004 read-write 0x00000000 0xFFFFFFFF SCRATCH Scratch Register 0 32 read-write EMU_NS 2 EMU_NS Registers 0x50004000 0x00000000 0x00001000 registers EMU 3 EMUDG 30 DECBOD No Description 0x010 read-write 0x00000022 0x00000033 DECBODEN DECBOD enable 0 1 read-write DECBODMASK DECBOD Mask 1 1 read-write DECOVMBODEN Over Voltage Monitor enable 4 1 read-write DECOVMBODMASK Over Voltage Monitor Mask 5 1 read-write BOD3SENSE No Description 0x020 read-write 0x00000000 0x00000077 AVDDBODEN AVDD BOD enable 0 1 read-write VDDIO0BODEN VDDIO0 BOD enable 1 1 read-write VDDIO1BODEN VDDIO1 BOD enable 2 1 read-write VREGVDDCMPCTRL No Description 0x03C read-write 0x00000006 0x00000007 VREGINCMPEN VREGVDD comparator enable 0 1 read-write THRESSEL VREGVDD comparator threshold programming 1 2 read-write PD1PARETCTRL No Description 0x040 read-write 0x00000000 0x0000FFFF PD1PARETDIS Disable PD1 Partial Retention 0 16 read-write PERIPHNORETAIN Retain associated registers when in EM2/3 1 IPVERSION IP Version 0x05C read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only LOCK No Description 0x060 write-only 0x0000ADE8 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock EMU register 44520 IF No Description 0x064 read-write 0x00000000 0xEB070000 AVDDBOD AVDD BOD Interrupt flag 16 1 read-write IOVDD0BOD VDDIO0 BOD Interrupt flag 17 1 read-write EM23WAKEUP EM23 Wake up Interrupt flag 24 1 read-write VSCALEDONE Vscale done Interrupt flag 25 1 read-write TEMPAVG Temperature Average Interrupt flag 27 1 read-write TEMP Temperature Interrupt flag 29 1 read-write TEMPLOW Temperature low Interrupt flag 30 1 read-write TEMPHIGH Temperature high Interrupt flag 31 1 read-write IEN No Description 0x068 read-write 0x00000000 0xEB070000 AVDDBOD AVDD BOD Interrupt enable 16 1 read-write IOVDD0BOD VDDIO0 BOD Interrupt enable 17 1 read-write EM23WAKEUP EM23 Wake up Interrupt enable 24 1 read-write VSCALEDONE Vscale done Interrupt enable 25 1 read-write TEMPAVG Temperature Interrupt enable 27 1 read-write TEMP Temperature Interrupt enable 29 1 read-write TEMPLOW Temperature low Interrupt enable 30 1 read-write TEMPHIGH Temperature high Interrupt enable 31 1 read-write EM4CTRL No Description 0x06C read-write 0x00000000 0x00000133 EM4ENTRY EM4 entry request 0 2 read-write EM4IORETMODE EM4 IO retention mode 4 2 read-write DISABLE No Retention: Pads enter reset state when entering EM4 0 EM4EXIT Retention through EM4: Pads enter reset state when exiting EM4 1 SWUNLATCH Retention through EM4 and Wakeup: software writes UNLATCH register to remove retention 2 BOD3SENSEEM4WU Set BOD3SENSE as EM4 wakeup 8 1 read-write CMD No Description 0x070 write-only 0x00000000 0x00060E12 EM4UNLATCH EM4 unlatch 1 1 write-only TEMPAVGREQ Temperature Average Request 4 1 write-only EM01VSCALE1 Scale voltage to Vscale1 10 1 write-only EM01VSCALE2 Scale voltage to Vscale2 11 1 write-only RSTCAUSECLR Reset Cause Clear 17 1 write-only CTRL No Description 0x074 read-write 0x00000200 0xE0010309 EM2DBGEN Enable debugging in EM2 0 1 read-write TEMPAVGNUM Averaged Temperature samples num 3 1 read-write N16 16 measurements 0 N64 64 measurements 1 EM23VSCALE EM2/EM3 Vscale 8 2 read-write VSCALE0 VSCALE0. 0.9v 0 VSCALE1 VSCALE1. 1.0v 1 VSCALE2 VSCALE2. 1.1v 2 FLASHPWRUPONDEMAND Enable flash on demand wakeup 16 1 read-write EFPDIRECTMODEEN EFP Direct Mode Enable 29 1 read-write EFPDRVDECOUPLE EFP drives DECOUPLE 30 1 read-write EFPDRVDVDD EFP drives DVDD 31 1 read-write TEMPLIMITS No Description 0x078 read-write 0x01FF0000 0x01FF01FF TEMPLOW Temp Low limit 0 9 read-write TEMPHIGH Temp High limit 16 9 read-write STATUS No Description 0x084 read-only 0x00000080 0xFFFFD4FF LOCK Lock status 0 1 read-only UNLOCKED All EMU lockable registers are unlocked. 0 LOCKED All EMU lockable registers are locked. 1 FIRSTTEMPDONE First Temp done 1 1 read-only TEMPACTIVE Temp active 2 1 read-only TEMPAVGACTIVE Temp Average active 3 1 read-only VSCALEBUSY Vscale busy 4 1 read-only VSCALEFAILED Vscale failed 5 1 read-only VSCALE Vscale status 6 2 read-only VSCALE0 Voltage scaling set to 0.9v 0 VSCALE1 Voltage scaling set to 1.0v 1 VSCALE2 Voltage scaling set to 1.1v 2 EM4IORET EM4 IO retention status 12 1 read-only EM2ENTERED EM2 entered 14 1 read-only TEMP No Description 0x088 read-only 0x00000000 0x07FF07FF TEMPLSB Temperature measured decimal part 0 2 read-only TEMP Temperature measured 2 9 read-only TEMPAVG Averaged Temperature 16 11 read-only RSTCTRL No Description 0x090 read-write 0x00060407 0xC006C5CF WDOG0RMODE Enable WDOG0 reset 0 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset except some EMU registers 1 SYSRMODE Enable M33 System reset 2 1 read-write DISABLED Reset request is blocked 0 ENABLED Device is reset except some EMU registers 1 LOCKUPRMODE Enable M33 Lockup reset 3 1 read-write DISABLED Reset Request is Block 0 ENABLED The entire device is reset except some EMU registers 1 AVDDBODRMODE Enable AVDD BOD reset 6 1 read-write DISABLED Reset Request is block 0 ENABLED The entire device is reset except some EMU registers 1 IOVDD0BODRMODE Enable VDDIO0 BOD reset 7 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset except some EMU registers 1 DECBODRMODE Enable DECBOD reset 10 1 read-write DISABLED Reset request is blocked 0 ENABLED The entire device is reset 1 RSTCAUSE No Description 0x094 read-only 0x00000000 0x8006FFFF POR Power On Reset 0 1 read-only PIN Pin Reset 1 1 read-only EM4 EM4 Wakeup Reset 2 1 read-only WDOG0 Watchdog 0 Reset 3 1 read-only WDOG1 Watchdog 1 Reset 4 1 read-only LOCKUP M33 Core Lockup Reset 5 1 read-only SYSREQ M33 Core Sys Reset 6 1 read-only DVDDBOD HVBOD Reset 7 1 read-only DVDDLEBOD LEBOD Reset 8 1 read-only DECBOD LVBOD Reset 9 1 read-only AVDDBOD LEBOD1 Reset 10 1 read-only IOVDD0BOD LEBOD2 Reset 11 1 read-only VREGIN DCDC VREGIN comparator 31 1 read-only DGIF No Description 0x0A0 read-write 0x00000000 0xE1000000 EM23WAKEUPDGIF EM23 Wake up Interrupt flag 24 1 read-write TEMPDGIF Temperature Interrupt flag 29 1 read-write TEMPLOWDGIF Temperature low Interrupt flag 30 1 read-write TEMPHIGHDGIF Temperature high Interrupt flag 31 1 read-write DGIEN No Description 0x0A4 read-write 0x00000000 0xE1000000 EM23WAKEUPDGIEN EM23 Wake up Interrupt enable 24 1 read-write TEMPDGIEN Temperature Interrupt enable 29 1 read-write TEMPLOWDGIEN Temperature low Interrupt enable 30 1 read-write TEMPHIGHDGIEN Temperature high Interrupt enable 31 1 read-write EFPIF No Description 0x100 read-write 0x00000000 0x00000001 EFPIF EFP Interrupt Flag 0 1 read-write EFPIEN No Description 0x104 read-write 0x00000000 0x00000001 EFPIEN EFP Interrupt enable 0 1 read-write CMU_NS 2 CMU_NS Registers 0x50008000 0x00000000 0x00001000 registers CMU 48 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only STATUS No Description 0x008 read-only 0x00000000 0xC0038001 CALRDY Calibration Ready 0 1 read-only WDOGLOCK Configuration Lock Status for WDOG 30 1 read-only UNLOCKED WDOG configuration lock is unlocked 0 LOCKED WDOG configuration lock is locked 1 LOCK Configuration Lock Status 31 1 read-only UNLOCKED Configuration lock is unlocked 0 LOCKED Configuration lock is locked 1 LOCK No Description 0x010 write-only 0x000093F7 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 37879 WDOGLOCK No Description 0x014 write-only 0x00005257 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 37879 IF No Description 0x020 read-write 0x00000000 0x00000003 CALRDY Calibration Ready Interrupt Flag 0 1 read-write CALOF Calibration Overflow Interrupt Flag 1 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000003 CALRDY Calibration Ready Interrupt Enable 0 1 read-write CALOF Calibration Overflow Interrupt Enable 1 1 read-write CALCMD No Description 0x050 write-only 0x00000000 0x00000003 CALSTART Calibration Start 0 1 write-only CALSTOP Calibration Stop 1 1 write-only CALCTRL No Description 0x054 read-write 0x00000000 0xFF8FFFFF CALTOP Calibration Counter Top Value 0 20 read-write CONT Continuous Calibration 23 1 read-write UPSEL Calibration Up-counter Select 24 4 read-write DISABLED Up-counter is not clocked 0 PRS PRS CMU_CALUP consumer is clocking up-counter 1 HFXO HFXO is clocking up-counter 2 LFXO LFXO is clocking up-counter 3 HFRCODPLL HFRCODPLL is clocking up-counter 4 HFRCOEM23 HFRCOEM23 is clocking up-counter 5 FSRCO FSRCO is clocking up-counter 8 LFRCO LFRCO is clocking up-counter 9 ULFRCO ULFRCO is clocking up-counter 10 DOWNSEL Calibration Down-counter Select 28 4 read-write DISABLED Down-counter is not clocked 0 HCLK HCLK is clocking down-counter 1 PRS PRS CMU_CALDN consumer is clocking down-counter 2 HFXO HFXO is clocking down-counter 3 LFXO LFXO is clocking down-counter 4 HFRCODPLL HFRCODPLL is clocking down-counter 5 HFRCOEM23 HFRCOEM23 is clocking down-counter 6 FSRCO FSRCO is clocking down-counter 9 LFRCO LFRCO is clocking down-counter 10 ULFRCO ULFRCO is clocking down-counter 11 CALCNT No Description 0x058 read-only 0x00000000 0x000FFFFF CALCNT Calibration Result Counter Value 0 20 read-only CLKEN0 No Description 0x064 read-write 0x00000000 0xFFFFFFFF LDMA Enable Bus Clock 0 1 read-write LDMAXBAR Enable Bus Clock 1 1 read-write GPCRC Enable Bus Clock 3 1 read-write TIMER0 Enable Bus Clock 4 1 read-write TIMER1 Enable Bus Clock 5 1 read-write TIMER2 Enable Bus Clock 6 1 read-write TIMER3 Enable Bus Clock 7 1 read-write TIMER4 Enable Bus Clock 8 1 read-write USART0 Enable Bus Clock 9 1 read-write IADC0 Enable Bus Clock 10 1 read-write AMUXCP0 Enable Bus Clock 11 1 read-write LETIMER0 Enable Bus Clock 12 1 read-write WDOG0 Enable Bus Clock 13 1 read-write I2C0 Enable Bus Clock 14 1 read-write I2C1 Enable Bus Clock 15 1 read-write SYSCFG Enable Bus Clock 16 1 read-write DPLL0 Enable Bus Clock 17 1 read-write HFRCO0 Enable Bus Clock 18 1 read-write HFRCOEM23 Enable Bus Clock 19 1 read-write HFXO0 Enable Bus Clock 20 1 read-write FSRCO Enable Bus Clock 21 1 read-write LFRCO Enable Bus Clock 22 1 read-write LFXO Enable Bus Clock 23 1 read-write ULFRCO Enable Bus Clock 24 1 read-write LESENSE Enable Bus Clock 25 1 read-write GPIO Enable Bus Clock 26 1 read-write PRS Enable Bus Clock 27 1 read-write BURAM Enable Bus Clock 28 1 read-write BURTC Enable Bus Clock 29 1 read-write SYSRTC0 Enable Bus Clock 30 1 read-write DCDC Enable Bus Clock 31 1 read-write CLKEN1 No Description 0x068 read-write 0x00000000 0x1FFFFFFF HOSTMAILBOX Enable Bus Clock 8 1 read-write SEMAILBOXHOST Enable Bus Clock 10 1 read-write LCD Enable Bus Clock 12 1 read-write KEYSCAN Enable Bus Clock 13 1 read-write SMU Enable Bus Clock 14 1 read-write ICACHE0 Enable Bus Clock 15 1 read-write MSC Enable Bus Clock 16 1 read-write WDOG1 Enable Bus Clock 17 1 read-write ACMP0 Enable Bus Clock 18 1 read-write ACMP1 Enable Bus Clock 19 1 read-write VDAC0 Enable Bus Clock 20 1 read-write PCNT0 Enable Bus Clock 21 1 read-write EUSART0 Enable Bus Clock 22 1 read-write EUSART1 Enable Bus Clock 23 1 read-write EUSART2 Enable Bus Clock 24 1 read-write DMEM Enable Bus Clock 27 1 read-write SYSCLKCTRL No Description 0x070 read-write 0x00000001 0x0001F507 CLKSEL Clock Select 0 3 read-write FSRCO FSRCO is clocking SYSCLK 1 HFRCODPLL HFRCODPLL is clocking SYSCLK 2 HFXO HFXO is clocking SYSCLK 3 CLKIN0 CLKIN0 is clocking SYSCLK 4 PCLKPRESC PCLK Prescaler 10 1 read-write DIV1 PCLK is HCLK divided by 1 0 DIV2 PCLK is HCLK divided by 2 1 HCLKPRESC HCLK Prescaler 12 4 read-write DIV1 HCLK is SYSCLK divided by 1 0 DIV2 HCLK is SYSCLK divided by 2 1 DIV4 HCLK is SYSCLK divided by 4 3 DIV8 HCLK is SYSCLK divided by 8 7 DIV16 HCLK is SYSCLK divided by 16 15 TRACECLKCTRL No Description 0x080 read-write 0x00000000 0x00000030 PRESC TRACECLK Prescaler 4 2 read-write DIV1 TRACECLK is SYSCLK divided by 1 0 DIV2 TRACECLK is SYSCLK divided by 2 1 DIV4 TRACECLK is SYSCLK divided by 4 3 EXPORTCLKCTRL No Description 0x090 read-write 0x00000000 0x1F0F0F0F CLKOUTSEL0 Clock Output Select 0 0 4 read-write DISABLED CLKOUT0 is not clocked 0 HCLK HCLK is clocking CLKOUT0 1 HFEXPCLK EXPORTCLK is clocking CLKOUT0 2 ULFRCO ULFRCO is clocking CLKOUT0 3 LFRCO LFRCO is clocking CLKOUT0 4 LFXO LFXO is clocking CLKOUT0 5 HFRCODPLL HFRCODPLL is clocking CLKOUT0 6 HFXO HFXO is clocking CLKOUT0 7 FSRCO FSRCO is clocking CLKOUT0 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT0 9 CLKOUTSEL1 Clock Output Select 1 8 4 read-write DISABLED CLKOUT1 is not clocked 0 HCLK HCLK is clocking CLKOUT1 1 HFEXPCLK EXPORTCLK is clocking CLKOUT1 2 ULFRCO ULFRCO is clocking CLKOUT1 3 LFRCO LFRCO is clocking CLKOUT1 4 LFXO LFXO is clocking CLKOUT1 5 HFRCODPLL HFRCODPLL is clocking CLKOUT1 6 HFXO HFXO is clocking CLKOUT1 7 FSRCO FSRCO is clocking CLKOUT1 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT1 9 CLKOUTSEL2 Clock Output Select 2 16 4 read-write DISABLED CLKOUT2 is not clocked 0 HCLK HCLK is clocking CLKOUT2 1 HFEXPCLK EXPORTCLK is clocking CLKOUT2 2 ULFRCO ULFRCO is clocking CLKOUT2 3 LFRCO LFRCO is clocking CLKOUT2 4 LFXO LFXO is clocking CLKOUT2 5 HFRCODPLL HFRCODPLL is clocking CLKOUT2 6 HFXO HFXO is clocking CLKOUT2 7 FSRCO FSRCO is clocking CLKOUT2 8 HFRCOEM23 HFRCOEM23 is clocking CLKOUT2 9 PRESC EXPORTCLK Prescaler 24 5 read-write DPLLREFCLKCTRL No Description 0x100 read-write 0x00000000 0x00000003 CLKSEL Clock Select 0 2 read-write DISABLED DPLLREFCLK is not clocked 0 HFXO HFXO is clocking DPLLREFCLK 1 LFXO LFXO is clocking DPLLREFCLK 2 CLKIN0 CLKIN0 is clocking DPLLREFCLK 3 EM01GRPACLKCTRL No Description 0x120 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write HFRCODPLL HFRCODPLL is clocking EM01GRPACLK 1 HFXO HFXO is clocking EM01GRPACLK 2 FSRCO FSRCO is clocking EM01GRPACLK 3 HFRCOEM23 HFRCOEM23 is clocking EM01GRPACLK 4 HFRCODPLLRT HFRCODPLL (retimed) is clocking EM01GRPACLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 5 HFXORT HFXO (retimed) is clocking EM01GRPACLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 6 EM01GRPCCLKCTRL No Description 0x128 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write HFRCODPLL HFRCODPLL is clocking EM01GRPCCLK 1 HFXO HFXO is clocking EM01GRPCCLK 2 FSRCO FSRCO is clocking EM01GRPCCLK 3 HFRCOEM23 HFRCOEM23 is clocking EM01GRPCCLK 4 HFRCODPLLRT HFRCODPLL (retimed) is clocking EM01GRPCCLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 5 HFXORT HFXO (retimed) is clocking EM01GRPCCLK. Check with datasheet for frequency limitation when using retiming with voltage scaling. 6 EM23GRPACLKCTRL No Description 0x140 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking EM23GRPACLK 1 LFXO LFXO is clocking EM23GRPACLK 2 ULFRCO ULFRCO is clocking EM23GRPACLK 3 EM4GRPACLKCTRL No Description 0x160 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking EM4GRPACLK 1 LFXO LFXO is clocking EM4GRPACLK 2 ULFRCO ULFRCO is clocking EM4GRPACLK 3 IADCCLKCTRL No Description 0x180 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write EM01GRPACLK EM01GRPACLK is clocking IADCCLK 1 FSRCO FSRCO is clocking IADCCLK 2 HFRCOEM23 HFRCOEM23 is clocking IADCCLK 3 WDOG0CLKCTRL No Description 0x200 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write LFRCO LFRCO is clocking WDOG0CLK 1 LFXO LFXO is clocking WDOG0CLK 2 ULFRCO ULFRCO is clocking WDOG0CLK 3 HCLKDIV1024 HCLKDIV1024 is clocking WDOG0CLK 4 WDOG1CLKCTRL No Description 0x208 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write LFRCO LFRCO is clocking WDOG0CLK 1 LFXO LFXO is clocking WDOG0CLK 2 ULFRCO ULFRCO is clocking WDOG0CLK 3 HCLKDIV1024 HCLKDIV1024 is clocking WDOG0CLK 4 EUSART0CLKCTRL No Description 0x220 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write DISABLED EUSART0 is not clocked 0 EM01GRPCCLK EM01GRPCCLK is clocking EUSART0 1 HFRCOEM23 HFRCOEM23 is clocking EUSART0 2 LFRCO LFRCO is clocking EUSART0 3 LFXO LFXO is clocking EUSART0 4 SYSRTC0CLKCTRL No Description 0x240 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking SYSRTC0CLK 1 LFXO LFXO is clocking SYSRTC0CLK 2 ULFRCO ULFRCO is clocking SYSRTC0CLK 3 LCDCLKCTRL No Description 0x250 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write LFRCO LFRCO is clocking LCDCLK 1 LFXO LFXO is clocking LCDCLK 2 ULFRCO ULFRCO is clocking LCDCLK 3 VDAC0CLKCTRL No Description 0x260 read-write 0x00000001 0x00000007 CLKSEL Clock Select 0 3 read-write DISABLED VDAC is not clocked 0 EM01GRPACLK EM01GRPACLK is clocking VDAC 1 EM23GRPACLK EM23GRPACLK is clocking VDAC 2 FSRCO FSRCO is clocking VDAC 3 HFRCOEM23 HFRCOEM23 is clocking VDAC 4 PCNT0CLKCTRL No Description 0x270 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write DISABLED PCNT0 is not clocked 0 EM23GRPACLK EM23GRPACLK is clocking PCNT0 1 PCNTS0 External pin PCNT_S0 is clocking PCNT0 2 LESENSEHFCLKCTRL No Description 0x290 read-write 0x00000001 0x00000003 CLKSEL Clock Select 0 2 read-write FSRCO FSRCO is clocking LESENSEHFCLK 1 HFRCOEM23 HFRCOEM23 is clocking LESENSEHFCLK 2 HFRCO0_NS 2 HFRCO0_NS Registers 0x50010000 0x00000000 0x00001000 registers HFRCO0 46 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-demand 1 1 read-write EM23ONDEMAND EM23 On-demand 2 1 read-write CAL No Description 0x008 read-write 0xA8689F7F 0xFFFFBF7F TUNING Tuning Value 0 7 read-write FINETUNING Fine Tuning Value 8 6 read-write LDOHP LDO High Power Mode 15 1 read-write FREQRANGE Frequency Range 16 5 read-write CMPBIAS Comparator Bias Current 21 3 read-write CLKDIV Locally Divide HFRCO Clock Output 24 2 read-write DIV1 Divide by 1. 0 DIV2 Divide by 2. 1 DIV4 Divide by 4. 2 CMPSEL Comparator Load Select 26 2 read-write IREFTC Tempco Trim on Comparator Current 28 4 read-write STATUS No Description 0x00C read-only 0x00000000 0x80010007 RDY Ready 0 1 read-only FREQBSY Frequency Updating Busy 1 1 read-only SYNCBUSY Synchronization Busy 2 1 read-only ENS Enable Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED HFRCO is unlocked 0 LOCKED HFRCO is locked 1 IF No Description 0x010 read-write 0x00000000 0x00000001 RDY Ready Interrupt Flag 0 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000001 RDY RDY Interrupt Enable 0 1 read-write LOCK No Description 0x01C write-only 0x00008195 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 33173 FSRCO_NS 0 FSRCO_NS Registers 0x50018000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version 0 32 read-only DPLL0_NS 1 DPLL0_NS Registers 0x5001C000 0x00000000 0x00001000 registers DPLL0 52 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disablement Busy Status 1 1 read-only CFG No Description 0x008 read-write 0x00000000 0x00000047 MODE Operating Mode Control 0 1 read-write FLL Frequency Lock Mode 0 PLL Phase Lock Mode 1 EDGESEL Reference Edge Select 1 1 read-write AUTORECOVER Automatic Recovery Control 2 1 read-write DITHEN Dither Enable Control 6 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x0FFF0FFF M Factor M 0 12 read-write N Factor N 16 12 read-write IF No Description 0x010 read-write 0x00000000 0x00000007 LOCK Lock Interrupt Flag 0 1 read-write LOCKFAILLOW Lock Failure Low Interrupt Flag 1 1 read-write LOCKFAILHIGH Lock Failure High Interrupt Flag 2 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000007 LOCK LOCK interrupt Enable 0 1 read-write LOCKFAILLOW LOCKFAILLOW Interrupe Enable 1 1 read-write LOCKFAILHIGH LOCKFAILHIGH Interrupt Enable 2 1 read-write STATUS No Description 0x018 read-only 0x00000000 0x80000003 RDY Ready Status 0 1 read-only ENS Enable Status 1 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED DPLL is unlocked 0 LOCKED DPLL is locked 1 LOCK No Description 0x024 write-only 0x00007102 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 28930 LFXO_NS 0 LFXO_NS Registers 0x50020000 0x00000000 0x00001000 registers LFXO 23 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CTRL No Description 0x004 read-write 0x00000002 0x00000033 FORCEEN LFXO Force Enable 0 1 read-write DISONDEMAND LFXO Disable On-demand requests 1 1 read-write FAILDETEN LFXO Failure Detection Enable 4 1 read-write FAILDETEM4WUEN LFXO Failure Detection EM4WU Enable 5 1 read-write CFG Do not write to this register unless the oscillator is forced off. The oscillator is forced off if DISONDEMAND is set and FORCEEN is cleared. 0x008 read-write 0x00000701 0x00000733 AGC LFXO AGC Enable 0 1 read-write HIGHAMPL LFXO High Amplitude Enable 1 1 read-write MODE LFXO Mode 4 2 read-write XTAL A 32768Hz crystal should be connected to the LF crystal pads. Voltage must not exceed VDDIO. 0 BUFEXTCLK An external sine source with minimum amplitude 100mv (zero-to-peak) and maximum amplitude 500mV (zero-to-peak) should be connected in series with LFXTAL_I pin. Minimum voltage should be larger than ground and maximum voltage smaller than VDDIO. The sine source does not need to be ac coupled externally as it is ac couples inside LFXO. LFXTAL_O is free to be used as a general purpose GPIO. 1 DIGEXTCLK An external 32KHz CMOS clock should be provided on LFXTAL_I. LFXTAL_O is free to be used as a general purpose GPIO. 2 TIMEOUT LFXO Start-up Delay 8 3 read-write CYCLES2 Timeout period of 2 cycles 0 CYCLES256 Timeout period of 256 cycles 1 CYCLES1K Timeout period of 1024 cycles 2 CYCLES2K Timeout period of 2048 cycles 3 CYCLES4K Timeout period of 4096 cycles 4 CYCLES8K Timeout period of 8192 cycles 5 CYCLES16K Timeout period of 16384 cycles 6 CYCLES32K Timeout period of 32768 cycles 7 STATUS No Description 0x010 read-only 0x00000000 0x80010001 RDY LFXO Ready Status 0 1 read-only ENS LFXO Enable Status 16 1 read-only LOCK LFXO Locked Status 31 1 read-only UNLOCKED LFXO lockable registers are not locked 0 LOCKED LFXO lockable registers are locked 1 CAL Do not write to this register unless CALBSY in SYNCBUSY register is low. 0x014 read-write 0x00000200 0x0000037F CAPTUNE Internal Capacitance Tuning 0 7 read-write GAIN LFXO Startup Gain 8 2 read-write IF No Description 0x018 read-write 0x00000000 0x0000000F RDY LFXO Ready Interrupt Flag 0 1 read-write POSEDGE Rising Edge Interrupt Flag 1 1 read-write NEGEDGE Falling Edge Interrupt Flag 2 1 read-write FAIL LFXO Failure Interrupt Flag 3 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000000F RDY LFXO Ready Interrupt Enable 0 1 read-write POSEDGE Rising Edge Interrupt Enable 1 1 read-write NEGEDGE Falling Edge Interrupt Enable 2 1 read-write FAIL LFXO Failure Interrupt Enable 3 1 read-write SYNCBUSY No Description 0x020 read-only 0x00000000 0x00000001 CAL LFXO Synchronization status 0 1 read-only LOCK No Description 0x024 write-only 0x00001A20 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock LFXO lockable registers 6688 LFRCO_NS 0 LFRCO_NS Registers 0x50024000 0x00000000 0x00001000 registers LFRCO 24 IPVERSION Contains the LFRCO ip version. 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only CTRL Control register 0x004 read-write 0x00000000 0x00000003 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-Demand 1 1 read-write STATUS Status register 0x008 read-only 0x00000000 0x80010001 RDY Ready Status 0 1 read-only ENS Enabled Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED Access to configuration registers not locked 0 LOCKED Access to configuration registers locked 1 CAL Calibration register 0x00C read-write 0x000000A5 0x000000FF FREQTRIM Frequency Trim 0 8 read-write IF Interrupt flag register 0x014 read-write 0x00000000 0x00000007 RDY Ready Interrupt Flag 0 1 read-write POSEDGE Rising Edge Interrupt Flag 1 1 read-write NEGEDGE Falling Edge Interrupt Flag 2 1 read-write IEN Interrupt enable register. 0x018 read-write 0x00000000 0x00000007 RDY Ready Interrupt Enable 0 1 read-write POSEDGE Rising Edge Interrupt Enable 1 1 read-write NEGEDGE Falling Edge Interrupt Enable 2 1 read-write SYNCBUSY Synchronization busy register 0x01C read-only 0x00000000 0x00000001 CAL CAL Busy 0 1 read-only LOCK Configuration lock register. Locks/unlocks access to cofiguration registers. 0x020 write-only 0x00002603 0x0000FFFF LOCKKEY Lock Key 0 16 write-only LOCK Lock Configuration Registers 0 UNLOCK Unlock Configuaration Registers 9731 ULFRCO_NS 1 ULFRCO_NS Registers 0x50028000 0x00000000 0x00001000 registers ULFRCO 25 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION ULFRCO IP version 0 32 read-only STATUS No Description 0x008 read-only 0x00000000 0x00010001 RDY Ready Status 0 1 read-only ENS Enable Status 16 1 read-only IF No Description 0x014 read-write 0x00000000 0x00000007 RDY Ready Interrupt Flag 0 1 read-write POSEDGE Positive Edge Interrupt Flag 1 1 read-write NEGEDGE Negative Edge Interrupt Flag 2 1 read-write IEN No Description 0x018 read-write 0x00000000 0x00000007 RDY Enable Ready Interrupt 0 1 read-write POSEDGE Enable Positive Edge Interrupt 1 1 read-write NEGEDGE Enable Negative Edge Interrupt 2 1 read-write MSC_NS 2 MSC_NS Registers 0x50030000 0x00000000 0x00001000 registers MSC 51 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only READCTRL No Description 0x004 read-write 0x00200000 0x00300000 MODE Read Mode 20 2 read-write WS0 Zero wait-states inserted in fetch or read transfers 0 WS1 One wait-state inserted for each fetch or read transfer. See Flash Wait-States table for details 1 WS2 Two wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details 2 WS3 Three wait-states inserted for eatch fetch or read transfer. See Flash Wait-States table for details 3 RDATACTRL No Description 0x008 read-write 0x00001000 0x00001002 AFDIS Automatic Invalidate Disable 1 1 read-write DOUTBUFEN Flash dout pipeline buffer enable 12 1 read-write WRITECTRL No Description 0x00C read-write 0x00000000 0x00FF000B WREN Enable Write/Erase Controller 0 1 read-write IRQERASEABORT Abort Page Erase on Interrupt 1 1 read-write LPWRITE Low-Power Erase 3 1 read-write RANGECOUNT ErageRange Count 16 8 read-write WRITECMD No Description 0x010 write-only 0x00000000 0x00001136 ERASEPAGE Erase Page 1 1 write-only WRITEEND End Write Mode 2 1 write-only ERASERANGE Erase range of pages 4 1 write-only ERASEABORT Abort erase sequence 5 1 write-only ERASEMAIN0 Mass erase region 0 8 1 write-only CLEARWDATA Clear WDATA state 12 1 write-only ADDRB No Description 0x014 read-write 0x00000000 0xFFFFFFFF ADDRB Page Erase or Write Address Buffer 0 32 read-write WDATA No Description 0x018 read-write 0x00000000 0xFFFFFFFF DATAW Write Data 0 32 read-write STATUS No Description 0x01C read-only 0x08000008 0xF90100FF BUSY Erase/Write Busy 0 1 read-only LOCKED Access Locked 1 1 read-only INVADDR Invalid Write Address or Erase Page 2 1 read-only WDATAREADY WDATA Write Ready 3 1 read-only ERASEABORTED The Current Flash Erase Operation Aborte 4 1 read-only PENDING Write command is in queue 5 1 read-only TIMEOUT Write command timeout flag 6 1 read-only RANGEPARTIAL EraseRange with skipped locked pages 7 1 read-only REGLOCK Register Lock Status 16 1 read-only UNLOCKED 0 LOCKED 1 PWRON Flash power on status 24 1 read-only WREADY Flash Write Ready 27 1 read-only PWRUPCKBDFAILCOUNT Flash power up checkerboard pattern chec 28 4 read-only IF No Description 0x020 read-write 0x00000000 0x00000307 ERASE Host Erase Done Interrupt Read Flag 0 1 read-write WRITE Host Write Done Interrupt Read Flag 1 1 read-write WDATAOV Host write buffer overflow 2 1 read-write PWRUPF Flash Power Up Sequence Complete Flag 8 1 read-write PWROFF Flash Power Off Sequence Complete Flag 9 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000307 ERASE Erase Done Interrupt enable 0 1 read-write WRITE Write Done Interrupt enable 1 1 read-write WDATAOV write data buffer overflow irq enable 2 1 read-write PWRUPF Flash Power Up Seq done irq enable 8 1 read-write PWROFF Flash Power Off Seq done irq enable 9 1 read-write USERDATASIZE No Description 0x034 read-only 0x00000004 0x0000003F USERDATASIZE User Data Size 0 6 read-only CMD No Description 0x038 write-only 0x00000000 0x00000011 PWRUP Flash Power Up Command 0 1 write-only PWROFF Flash power off/sleep command 4 1 write-only LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock 0 16 write-only LOCK 0 UNLOCK 7025 MISCLOCKWORD No Description 0x040 read-write 0x00000011 0x00000011 MELOCKBIT Mass Erase Lock 0 1 read-write UDLOCKBIT User Data Lock 4 1 read-write PWRCTRL No Description 0x050 read-write 0x00100002 0x00FF0013 PWROFFONEM1ENTRY Power down Flash macro when enter EM1 0 1 read-write PWROFFONEM1PENTRY Power down Flash macro when enter EM1P 1 1 read-write PWROFFENTRYAGAIN POWER down flash again in EM1/EM1p 4 1 read-write PWROFFDLY Power down delay 16 8 read-write PAGELOCK0 No Description 0x120 read-write 0x00000000 0xFFFFFFFF LOCKBIT page lock bit 0 32 read-write PAGELOCK1 No Description 0x124 read-write 0x00000000 0xFFFFFFFF LOCKBIT page lock bit 0 32 read-write ICACHE0_NS 0 ICACHE0_NS Registers 0x50034000 0x00000000 0x00001000 registers ICACHE0 17 IPVERSION The read only IPVERSION field gives the version for this module. There may be minor software changes required for modules with different values of IPVERSION. 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 CACHEDIS Cache Disable 0 1 read-write USEMPU Use MPU 1 1 read-write AUTOFLUSHDIS Automatic Flushing Disable 2 1 read-write PCHITS No Description 0x008 read-only 0x00000000 0xFFFFFFFF PCHITS Performance Counter Hits 0 32 read-only PCMISSES No Description 0x00C read-only 0x00000000 0xFFFFFFFF PCMISSES Performance Counter Misses 0 32 read-only PCAHITS No Description 0x010 read-only 0x00000000 0xFFFFFFFF PCAHITS Performance Counter Advanced Hits 0 32 read-only STATUS No Description 0x014 read-only 0x00000000 0x00000001 PCRUNNING PC Running 0 1 read-only CMD No Description 0x018 write-only 0x00000000 0x00000007 FLUSH Flush 0 1 write-only STARTPC Start Performance Counters 1 1 write-only STOPPC Stop Performance Counters 2 1 write-only LPMODE No Description 0x01C read-write 0x00000023 0x000000F3 LPLEVEL Low Power Level 0 2 read-write BASIC Base instruction cache functionality 0 ADVANCED Advanced buffering mode, where the cache uses the fetch pattern to predict highly accessed data and store it in low-energy memory 1 MINACTIVITY Minimum activity mode, which allows the cache to minimize activity in logic that it predicts has a low probability being used. This mode can introduce wait-states into the instruction fetch stream when the cache exits one of its low-activity states. The number of wait-states introduced is small, but users running with 0-wait-state memory and wishing to reduce the variability that the cache might introduce with additional wait-states may wish to lower the cache low-power level. Note, this mode includes the advanced buffering mode functionality. 3 NESTFACTOR Low Power Nest Factor 4 4 read-write IF No Description 0x020 read-write 0x00000000 0x00000107 HITOF Hit Overflow Interrupt Flag 0 1 read-write MISSOF Miss Overflow Interrupt Flag 1 1 read-write AHITOF Advanced Hit Overflow Interrupt Flag 2 1 read-write RAMERROR RAM error Interrupt Flag 8 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000107 HITOF Hit Overflow Interrupt Enable 0 1 read-write MISSOF Miss Overflow Interrupt Enable 1 1 read-write AHITOF Advanced Hit Overflow Interrupt Enable 2 1 read-write RAMERROR RAM error Interrupt Enable 8 1 read-write PRS_NS 2 PRS_NS Registers 0x50038000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION New BitField 0 32 read-only ASYNC_SWPULSE No Description 0x008 write-only 0x00000000 0x00000FFF CH0PULSE Channel pulse 0 1 write-only CH1PULSE Channel pulse 1 1 write-only CH2PULSE Channel pulse 2 1 write-only CH3PULSE Channel pulse 3 1 write-only CH4PULSE Channel pulse 4 1 write-only CH5PULSE Channel pulse 5 1 write-only CH6PULSE Channel pulse 6 1 write-only CH7PULSE Channel pulse 7 1 write-only CH8PULSE Channel pulse 8 1 write-only CH9PULSE Channel pulse 9 1 write-only CH10PULSE Channel pulse 10 1 write-only CH11PULSE Channel pulse 11 1 write-only ASYNC_SWLEVEL No Description 0x00C read-write 0x00000000 0x00000FFF CH0LEVEL Channel Level 0 1 read-write CH1LEVEL Channel Level 1 1 read-write CH2LEVEL Channel Level 2 1 read-write CH3LEVEL Channel Level 3 1 read-write CH4LEVEL Channel Level 4 1 read-write CH5LEVEL Channel Level 5 1 read-write CH6LEVEL Channel Level 6 1 read-write CH7LEVEL Channel Level 7 1 read-write CH8LEVEL Channel Level 8 1 read-write CH9LEVEL Channel Level 9 1 read-write CH10LEVEL Channel Level 10 1 read-write CH11LEVEL Channel Level 11 1 read-write ASYNC_PEEK No Description 0x010 read-only 0x00000000 0x00000FFF CH0VAL Channel 0 Current Value 0 1 read-only CH1VAL Channel 1 Current Value 1 1 read-only CH2VAL Channel 2 Current Value 2 1 read-only CH3VAL Channel 3 Current Value 3 1 read-only CH4VAL Channel 4 Current Value 4 1 read-only CH5VAL Channel 5 Current Value 5 1 read-only CH6VAL Channel 6 Current Value 6 1 read-only CH7VAL Channel 7 Current Value 7 1 read-only CH8VAL Channel 8 Current Value 8 1 read-only CH9VAL Channel 9 Current Value 9 1 read-only CH10VAL Channel 10 Current Value 10 1 read-only CH11VAL Channel 11 Current Value 11 1 read-only SYNC_PEEK No Description 0x014 read-only 0x00000000 0x0000000F CH0VAL Channel Value 0 1 read-only CH1VAL Channel Value 1 1 read-only CH2VAL Channel Value 2 1 read-only CH3VAL Channel Value 3 1 read-only ASYNC_CH0_CTRL No Description 0x018 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH1_CTRL No Description 0x01C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH2_CTRL No Description 0x020 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH3_CTRL No Description 0x024 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH4_CTRL No Description 0x028 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH5_CTRL No Description 0x02C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH6_CTRL No Description 0x030 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH7_CTRL No Description 0x034 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH8_CTRL No Description 0x038 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH9_CTRL No Description 0x03C read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH10_CTRL No Description 0x040 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write ASYNC_CH11_CTRL No Description 0x044 read-write 0x000C0000 0x0F0F7F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write FNSEL Function Select 16 4 read-write LOGICAL_ZERO Logical 0 0 A_NOR_B A NOR B 1 NOT_A_AND_B (!A) AND B 2 NOT_A !A 3 A_AND_NOT_B A AND (!B) 4 NOT_B !B 5 A_XOR_B A XOR B 6 A_NAND_B A NAND B 7 A_AND_B A AND B 8 A_XNOR_B A XNOR B 9 B B 10 NOT_A_OR_B (!A) OR B 11 A A 12 A_OR_NOT_B A OR (!B) 13 A_OR_B A OR B 14 LOGICAL_ONE Logical 1 15 AUXSEL Aux Select 24 4 read-write SYNC_CH0_CTRL No Description 0x048 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH1_CTRL No Description 0x04C read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH2_CTRL No Description 0x050 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write SYNC_CH3_CTRL No Description 0x054 read-write 0x00000000 0x00007F07 SIGSEL Signal Select 0 3 read-write NONE 0 SOURCESEL Source Select 8 7 read-write CONSUMER_CMU_CALDN CALDN consumer register 0x058 read-write 0x00000000 0x0000000F PRSSEL CALDN async channel select 0 4 read-write CONSUMER_CMU_CALUP CALUP Consumer register 0x05C read-write 0x00000000 0x0000000F PRSSEL CALUP async channel select 0 4 read-write CONSUMER_EUSART0_CLK CLK consumer register 0x060 read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART0_RX RX Consumer register 0x064 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART0_TRIGGER TRIGGER Consumer register 0x068 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_EUSART1_CLK CLK consumer register 0x06C read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART1_RX RX Consumer register 0x070 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART1_TRIGGER TRIGGER Consumer register 0x074 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_EUSART2_CLK CLK consumer register 0x078 read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_EUSART2_RX RX Consumer register 0x07C read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_EUSART2_TRIGGER TRIGGER Consumer register 0x080 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_IADC0_SCANTRIGGER SCAN consumer register 0x088 read-write 0x00000000 0x0000030F PRSSEL SCAN async channel select 0 4 read-write SPRSSEL SCAN sync channel select 8 2 read-write CONSUMER_IADC0_SINGLETRIGGER SINGLE Consumer register 0x08C read-write 0x00000000 0x0000030F PRSSEL SINGLE async channel select 0 4 read-write SPRSSEL SINGLE sync channel select 8 2 read-write CONSUMER_LDMAXBAR_DMAREQ0 DMAREQ0 consumer register 0x090 read-write 0x00000000 0x0000000F PRSSEL DMAREQ0 async channel select 0 4 read-write CONSUMER_LDMAXBAR_DMAREQ1 DMAREQ1 Consumer register 0x094 read-write 0x00000000 0x0000000F PRSSEL DMAREQ1 async channel select 0 4 read-write CONSUMER_LESENSE_START START Consumer register 0x0A8 read-write 0x00000000 0x0000000F PRSSEL START async channel select 0 4 read-write CONSUMER_LETIMER0_CLEAR CLEAR consumer register 0x0AC read-write 0x00000000 0x0000000F PRSSEL CLEAR async channel select 0 4 read-write CONSUMER_LETIMER0_START START Consumer register 0x0B0 read-write 0x00000000 0x0000000F PRSSEL START async channel select 0 4 read-write CONSUMER_LETIMER0_STOP STOP Consumer register 0x0B4 read-write 0x00000000 0x0000000F PRSSEL STOP async channel select 0 4 read-write CONSUMER_PCNT0_S0IN S0IN consumer register 0x0BC read-write 0x00000000 0x0000000F PRSSEL S0IN async channel select 0 4 read-write CONSUMER_PCNT0_S1IN S1IN Consumer register 0x0C0 read-write 0x00000000 0x0000000F PRSSEL S1IN async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC25 TAMPERSRC25 consumer register 0x114 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC25 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC26 TAMPERSRC26 Consumer register 0x118 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC26 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC27 TAMPERSRC27 Consumer register 0x11C read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC27 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC28 TAMPERSRC28 Consumer register 0x120 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC28 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC29 TAMPERSRC29 Consumer register 0x124 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC29 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC30 TAMPERSRC30 Consumer register 0x128 read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC30 async channel select 0 4 read-write CONSUMER_SETAMPER_TAMPERSRC31 TAMPERSRC31 Consumer register 0x12C read-write 0x00000000 0x0000000F PRSSEL TAMPERSRC31 async channel select 0 4 read-write CONSUMER_SYSRTC0_IN0 IN0 consumer register 0x130 read-write 0x00000000 0x0000000F PRSSEL IN0 async channel select 0 4 read-write CONSUMER_SYSRTC0_IN1 IN1 Consumer register 0x134 read-write 0x00000000 0x0000000F PRSSEL IN1 async channel select 0 4 read-write CONSUMER_HFXO0_OSCREQ OSCREQ consumer register 0x138 read-write 0x00000000 0x0000000F PRSSEL OSC async channel select 0 4 read-write CONSUMER_HFXO0_TIMEOUT TIMEOUT Consumer register 0x13C read-write 0x00000000 0x0000000F PRSSEL TIMEOUT async channel select 0 4 read-write CONSUMER_CORE_CTIIN0 CTI Consumer Register 0x140 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN1 CTI Consumer Register 0x144 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN2 CTI Consumer Register 0x148 read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_CTIIN3 CTI Consumer Register 0x14C read-write 0x00000000 0x0000000F PRSSEL CTI async channel select 0 4 read-write CONSUMER_CORE_M33RXEV M33 Consumer Register 0x150 read-write 0x00000000 0x0000000F PRSSEL M33 async channel select 0 4 read-write CONSUMER_TIMER0_CC0 CC0 consumer register 0x154 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER0_CC1 CC1 Consumer register 0x158 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER0_CC2 CC2 Consumer register 0x15C read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER0_DTI DTI Consumer register 0x160 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER0_DTIFS1 DTI Consumer register 0x164 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER0_DTIFS2 DTI Consumer register 0x168 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_CC0 CC0 consumer register 0x16C read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER1_CC1 CC1 Consumer register 0x170 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER1_CC2 CC2 Consumer register 0x174 read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER1_DTI DTI Consumer register 0x178 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_DTIFS1 DTI Consumer register 0x17C read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER1_DTIFS2 DTI Consumer register 0x180 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_CC0 CC0 consumer register 0x184 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER2_CC1 CC1 Consumer register 0x188 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER2_CC2 CC2 Consumer register 0x18C read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER2_DTI DTI Consumer register 0x190 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_DTIFS1 DTI Consumer register 0x194 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER2_DTIFS2 DTI Consumer register 0x198 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_CC0 CC0 consumer register 0x19C read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER3_CC1 CC1 Consumer register 0x1A0 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER3_CC2 CC2 Consumer register 0x1A4 read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER3_DTI DTI Consumer register 0x1A8 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_DTIFS1 DTI Consumer register 0x1AC read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER3_DTIFS2 DTI Consumer register 0x1B0 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_CC0 CC0 consumer register 0x1B4 read-write 0x00000000 0x0000030F PRSSEL CC0 async channel select 0 4 read-write SPRSSEL CC0 sync channel select 8 2 read-write CONSUMER_TIMER4_CC1 CC1 Consumer register 0x1B8 read-write 0x00000000 0x0000030F PRSSEL CC1 async channel select 0 4 read-write SPRSSEL CC1 sync channel select 8 2 read-write CONSUMER_TIMER4_CC2 CC2 Consumer register 0x1BC read-write 0x00000000 0x0000030F PRSSEL CC2 async channel select 0 4 read-write SPRSSEL CC2 sync channel select 8 2 read-write CONSUMER_TIMER4_DTI DTI Consumer register 0x1C0 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_DTIFS1 DTI Consumer register 0x1C4 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_TIMER4_DTIFS2 DTI Consumer register 0x1C8 read-write 0x00000000 0x0000000F PRSSEL DTI async channel select 0 4 read-write CONSUMER_USART0_CLK CLK consumer register 0x1CC read-write 0x00000000 0x0000000F PRSSEL CLK async channel select 0 4 read-write CONSUMER_USART0_IR IR Consumer register 0x1D0 read-write 0x00000000 0x0000000F PRSSEL IR async channel select 0 4 read-write CONSUMER_USART0_RX RX Consumer register 0x1D4 read-write 0x00000000 0x0000000F PRSSEL RX async channel select 0 4 read-write CONSUMER_USART0_TRIGGER TRIGGER Consumer register 0x1D8 read-write 0x00000000 0x0000000F PRSSEL TRIGGER async channel select 0 4 read-write CONSUMER_VDAC0_ASYNCTRIGCH0 ASYNCTRIG consumer register 0x1E8 read-write 0x00000000 0x0000000F PRSSEL ASYNCTRIG async channel select 0 4 read-write CONSUMER_VDAC0_ASYNCTRIGCH1 ASYNCTRIG Consumer register 0x1EC read-write 0x00000000 0x0000000F PRSSEL ASYNCTRIG async channel select 0 4 read-write CONSUMER_VDAC0_SYNCTRIGCH0 SYNCTRIG Consumer register 0x1F0 read-write 0x00000000 0x00000300 SPRSSEL SYNCTRIG sync channel select 8 2 read-write CONSUMER_VDAC0_SYNCTRIGCH1 SYNCTRIG Consumer register 0x1F4 read-write 0x00000000 0x00000300 SPRSSEL SYNCTRIG sync channel select 8 2 read-write CONSUMER_WDOG0_SRC0 SRC0 consumer register 0x1F8 read-write 0x00000000 0x0000000F PRSSEL SRC0 async channel select 0 4 read-write CONSUMER_WDOG0_SRC1 SRC1 Consumer register 0x1FC read-write 0x00000000 0x0000000F PRSSEL SRC1 async channel select 0 4 read-write CONSUMER_WDOG1_SRC0 SRC0 consumer register 0x200 read-write 0x00000000 0x0000000F PRSSEL SRC0 async channel select 0 4 read-write CONSUMER_WDOG1_SRC1 SRC1 Consumer register 0x204 read-write 0x00000000 0x0000000F PRSSEL SRC1 async channel select 0 4 read-write GPIO_NS 2 GPIO_NS Registers 0x5003C000 0x00000000 0x00001000 registers GPIO_ODD 26 GPIO_EVEN 27 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION ip version id 0 32 read-only PORTA_CTRL Port control 0x030 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTA_MODEL mode low 0x034 read-write 0x00000000 0xFFFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE7 MODE n 28 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTA_MODEH mode high 0x03C read-write 0x00000000 0x00000FFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTA_DOUT data out 0x040 read-write 0x00000000 0x000007FF DOUT Data output 0 11 read-write PORTA_DIN data in 0x044 read-only 0x00000000 0x000007FF DIN Data input 0 11 read-only PORTB_CTRL Port control 0x060 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTB_MODEL mode low 0x064 read-write 0x00000000 0x0FFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTB_DOUT data out 0x070 read-write 0x00000000 0x0000007F DOUT Data output 0 7 read-write PORTB_DIN data in 0x074 read-only 0x00000000 0x0000007F DIN Data input 0 7 read-only PORTC_CTRL Port control 0x090 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTC_MODEL mode low 0x094 read-write 0x00000000 0xFFFFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE6 MODE n 24 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE7 MODE n 28 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTC_MODEH mode high 0x09C read-write 0x00000000 0x000000FF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTC_DOUT data out 0x0A0 read-write 0x00000000 0x000003FF DOUT Data output 0 10 read-write PORTC_DIN data in 0x0A4 read-only 0x00000000 0x000003FF DIN Data input 0 10 read-only PORTD_CTRL Port control 0x0C0 read-write 0x00400040 0x10701070 SLEWRATE Slew Rate 4 3 read-write DINDIS Data In Disable 12 1 read-write SLEWRATEALT Slew Rate Alt 20 3 read-write DINDISALT Data In Disable Alt 28 1 read-write PORTD_MODEL mode low 0x0C4 read-write 0x00000000 0x00FFFFFF MODE0 MODE n 0 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE1 MODE n 4 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE2 MODE n 8 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE3 MODE n 12 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE4 MODE n 16 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 MODE5 MODE n 20 4 read-write DISABLED Input disabled. Pullup if DOUT is set. 0 INPUT Input enabled. Filter if DOUT is set. 1 INPUTPULL Input enabled. DOUT determines pull direction. 2 INPUTPULLFILTER Input enabled with filter. DOUT determines pull direction. 3 PUSHPULL Push-pull output. 4 PUSHPULLALT Push-pull using alternate control. 5 WIREDOR Wired-or output. 6 WIREDORPULLDOWN Wired-or output with pull-down. 7 WIREDAND Open-drain output. 8 WIREDANDFILTER Open-drain output with filter. 9 WIREDANDPULLUP Open-drain output with pullup. 10 WIREDANDPULLUPFILTER Open-drain output with filter and pullup. 11 WIREDANDALT Open-drain output using alternate control. 12 WIREDANDALTFILTER Open-drain output using alternate control with filter. 13 WIREDANDALTPULLUP Open-drain output using alternate control with pullup. 14 WIREDANDALTPULLUPFILTER Open-drain output using alternate control with filter and pullup. 15 PORTD_DOUT data out 0x0D0 read-write 0x00000000 0x0000003F DOUT Data output 0 6 read-write PORTD_DIN data in 0x0D4 read-only 0x00000000 0x0000003F DIN Data input 0 6 read-only LOCK No Description 0x300 write-only 0x0000A534 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Unlock code 42292 GPIOLOCKSTATUS No Description 0x310 read-only 0x00000000 0x00000001 LOCK GPIO LOCK status 0 1 read-only UNLOCKED Registers are unlocked 0 LOCKED Registers are locked 1 ABUSALLOC A Bus allocation 0x320 read-write 0x00000000 0x0F0F0F0F AEVEN0 A Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 AEVEN1 A Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 AODD0 A Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 AODD1 A Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 BBUSALLOC B Bus allocation 0x324 read-write 0x00000000 0x0F0F0F0F BEVEN0 B Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 BEVEN1 B Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 BODD0 B Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 BODD1 B Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 CDBUSALLOC CD Bus allocation 0x328 read-write 0x00000000 0x0F0F0F0F CDEVEN0 CD Bus Even 0 0 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 CDEVEN1 CD Bus Even 1 8 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 CDODD0 CD Bus Odd 0 16 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH0 The bus is allocated to VDAC0 CH0 4 CDODD1 CD Bus Odd 1 24 4 read-write TRISTATE The bus is not allocated 0 ADC0 The bus is allocated to ADC0 1 ACMP0 The bus is allocated to ACMP0 2 ACMP1 The bus is allocated to ACMP1 3 VDAC0CH1 The bus is allocated to VDAC0 CH1 4 EXTIPSELL External Interrupt Port Select Low 0x400 read-write 0x00000000 0x33333333 EXTIPSEL0 External Interrupt Port Select 0 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL1 External Interrupt Port Select 4 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL2 External Interrupt Port Select 8 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL3 External Interrupt Port Select 12 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL4 External Interrupt Port Select 16 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL5 External Interrupt Port Select 20 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL6 External Interrupt Port Select 24 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL7 External Interrupt Port Select 28 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSELH External interrupt Port Select High 0x404 read-write 0x00000000 0x00003333 EXTIPSEL0 External Interrupt Port Select 0 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL1 External Interrupt Port Select 4 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL2 External Interrupt Port Select 8 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPSEL3 External Interrupt Port Select 12 2 read-write PORTA Port A group selected 0 PORTB Port B group selected 1 PORTC Port C group selected 2 PORTD Port D group selected 3 EXTIPINSELL External Interrupt Pin Select Low 0x408 read-write 0x00000000 0x33333333 EXTIPINSEL0 External Interrupt Pin select 0 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL1 External Interrupt Pin select 4 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL2 External Interrupt Pin select 8 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL3 External Interrupt Pin select 12 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL4 External Interrupt Pin select 16 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL5 External Interrupt Pin select 20 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL6 External Interrupt Pin select 24 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSEL7 External Interrupt Pin select 28 2 read-write PIN0 OFFSET=0 0 PIN1 OFFSET=1 1 PIN2 OFFSET=2 2 PIN3 OFFSET=3 3 EXTIPINSELH External Interrupt Pin Select High 0x40C read-write 0x00000000 0x00003333 EXTIPINSEL0 External Interrupt Pin select 0 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL1 External Interrupt Pin select 4 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL2 External Interrupt Pin select 8 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIPINSEL3 External Interrupt Pin select 12 2 read-write PIN8 OFFSET=8 0 PIN9 OFFSET=9 1 PIN10 OFFSET=10 2 PIN11 OFFSET=11 3 EXTIRISE External Interrupt Rising Edge Trigger 0x410 read-write 0x00000000 0x00000FFF EXTIRISE EXT Int Rise 0 12 read-write EXTIFALL External Interrupt Falling Edge Trigger 0x414 read-write 0x00000000 0x00000FFF EXTIFALL EXT Int FALL 0 12 read-write IF Interrupt Flag 0x420 read-write 0x00000000 0x0FFF0FFF EXTIF0 External Pin Flag 0 1 read-write EXTIF1 External Pin Flag 1 1 read-write EXTIF2 External Pin Flag 2 1 read-write EXTIF3 External Pin Flag 3 1 read-write EXTIF4 External Pin Flag 4 1 read-write EXTIF5 External Pin Flag 5 1 read-write EXTIF6 External Pin Flag 6 1 read-write EXTIF7 External Pin Flag 7 1 read-write EXTIF8 External Pin Flag 8 1 read-write EXTIF9 External Pin Flag 9 1 read-write EXTIF10 External Pin Flag 10 1 read-write EXTIF11 External Pin Flag 11 1 read-write EM4WU EM4 wake up 16 12 read-write IEN Interrupt Enable 0x424 read-write 0x00000000 0x0FFF0FFF EXTIEN0 External Pin Enable 0 1 read-write EXTIEN1 External Pin Enable 1 1 read-write EXTIEN2 External Pin Enable 2 1 read-write EXTIEN3 External Pin Enable 3 1 read-write EXTIEN4 External Pin Enable 4 1 read-write EXTIEN5 External Pin Enable 5 1 read-write EXTIEN6 External Pin Enable 6 1 read-write EXTIEN7 External Pin Enable 7 1 read-write EXTIEN8 External Pin Enable 8 1 read-write EXTIEN9 External Pin Enable 9 1 read-write EXTIEN10 External Pin Enable 10 1 read-write EXTIEN11 External Pin Enable 11 1 read-write EM4WUIEN0 EM4 Wake Up Interrupt En 16 1 read-write EM4WUIEN1 EM4 Wake Up Interrupt En 17 1 read-write EM4WUIEN2 EM4 Wake Up Interrupt En 18 1 read-write EM4WUIEN3 EM4 Wake Up Interrupt En 19 1 read-write EM4WUIEN4 EM4 Wake Up Interrupt En 20 1 read-write EM4WUIEN5 EM4 Wake Up Interrupt En 21 1 read-write EM4WUIEN6 EM4 Wake Up Interrupt En 22 1 read-write EM4WUIEN7 EM4 Wake Up Interrupt En 23 1 read-write EM4WUIEN8 EM4 Wake Up Interrupt En 24 1 read-write EM4WUIEN9 EM4 Wake Up Interrupt En 25 1 read-write EM4WUIEN10 EM4 Wake Up Interrupt En 26 1 read-write EM4WUIEN11 EM4 Wake Up Interrupt En 27 1 read-write EM4WUEN No Description 0x42C read-write 0x00000000 0x0FFF0000 EM4WUEN EM4 wake up enable 16 12 read-write EM4WUPOL No Description 0x430 read-write 0x00000000 0x0FFF0000 EM4WUPOL EM4 Wake-Up Polarity 16 12 read-write DBGROUTEPEN No Description 0x440 read-write 0x0000000F 0x0000000F SWCLKTCKPEN Route Pin Enable 0 1 read-write SWDIOTMSPEN Route Location 0 1 1 read-write TDOPEN JTAG Test Debug Output Pin Enable 2 1 read-write TDIPEN JTAG Test Debug Input Pin Enable 3 1 read-write TRACEROUTEPEN No Description 0x444 read-write 0x00000000 0x0000003F SWVPEN Serial Wire Viewer Output Pin Enable 0 1 read-write TRACECLKPEN Trace Clk Pin Enable 1 1 read-write TRACEDATA0PEN Trace Data0 Pin Enable 2 1 read-write TRACEDATA1PEN Trace Data1 Pin Enable 3 1 read-write TRACEDATA2PEN Trace Data2 Pin Enable 4 1 read-write TRACEDATA3PEN Trace Data3 Pin Enable 5 1 read-write LCDSEG LCD Segment Enable 0x460 read-write 0x00000000 0x000FFFFF LCDSEGALLOC LCD Segment Allocation 0 20 read-write LCDCOM LCD Common Enable 0x470 read-write 0x00000000 0x0000000F LCDCOMALLOC LCD Common Allocation 0 4 read-write ACMP0_ROUTEEN ACMP0 pin enable 0x480 read-write 0x00000000 0x00000001 ACMPOUTPEN ACMPOUT pin enable control bit 0 1 read-write ACMP0_ACMPOUTROUTE ACMPOUT port/pin select 0x484 read-write 0x00000000 0x000F0003 PORT ACMPOUT port select register 0 2 read-write PIN ACMPOUT pin select register 16 4 read-write ACMP1_ROUTEEN ACMP1 pin enable 0x48C read-write 0x00000000 0x00000001 ACMPOUTPEN ACMPOUT pin enable control bit 0 1 read-write ACMP1_ACMPOUTROUTE ACMPOUT port/pin select 0x490 read-write 0x00000000 0x000F0003 PORT ACMPOUT port select register 0 2 read-write PIN ACMPOUT pin select register 16 4 read-write CMU_ROUTEEN CMU pin enable 0x498 read-write 0x00000000 0x0000000F CLKOUT0PEN CLKOUT0 pin enable control bit 0 1 read-write CLKOUT1PEN CLKOUT1 pin enable control bit 1 1 read-write CLKOUT2PEN CLKOUT2 pin enable control bit 2 1 read-write CMU_CLKIN0ROUTE CLKIN0 port/pin select 0x49C read-write 0x00000000 0x000F0003 PORT CLKIN0 port select register 0 2 read-write PIN CLKIN0 pin select register 16 4 read-write CMU_CLKOUT0ROUTE CLKOUT0 port/pin select 0x4A0 read-write 0x00000000 0x000F0003 PORT CLKOUT0 port select register 0 2 read-write PIN CLKOUT0 pin select register 16 4 read-write CMU_CLKOUT1ROUTE CLKOUT1 port/pin select 0x4A4 read-write 0x00000000 0x000F0003 PORT CLKOUT1 port select register 0 2 read-write PIN CLKOUT1 pin select register 16 4 read-write CMU_CLKOUT2ROUTE CLKOUT2 port/pin select 0x4A8 read-write 0x00000000 0x000F0003 PORT CLKOUT2 port select register 0 2 read-write PIN CLKOUT2 pin select register 16 4 read-write EUSART0_ROUTEEN EUSART0 pin enable 0x4C4 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART0_CSROUTE CS port/pin select 0x4C8 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART0_CTSROUTE CTS port/pin select 0x4CC read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART0_RTSROUTE RTS port/pin select 0x4D0 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART0_RXROUTE RX port/pin select 0x4D4 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART0_SCLKROUTE SCLK port/pin select 0x4D8 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART0_TXROUTE TX port/pin select 0x4DC read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write EUSART1_ROUTEEN EUSART1 pin enable 0x4E4 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART1_CSROUTE CS port/pin select 0x4E8 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART1_CTSROUTE CTS port/pin select 0x4EC read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART1_RTSROUTE RTS port/pin select 0x4F0 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART1_RXROUTE RX port/pin select 0x4F4 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART1_SCLKROUTE SCLK port/pin select 0x4F8 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART1_TXROUTE TX port/pin select 0x4FC read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write EUSART2_ROUTEEN EUSART2 pin enable 0x504 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write SCLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write EUSART2_CSROUTE CS port/pin select 0x508 read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write EUSART2_CTSROUTE CTS port/pin select 0x50C read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write EUSART2_RTSROUTE RTS port/pin select 0x510 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write EUSART2_RXROUTE RX port/pin select 0x514 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write EUSART2_SCLKROUTE SCLK port/pin select 0x518 read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write EUSART2_TXROUTE TX port/pin select 0x51C read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write I2C0_ROUTEEN I2C0 pin enable 0x538 read-write 0x00000000 0x00000003 SCLPEN SCL pin enable control bit 0 1 read-write SDAPEN SDA pin enable control bit 1 1 read-write I2C0_SCLROUTE SCL port/pin select 0x53C read-write 0x00000000 0x000F0003 PORT SCL port select register 0 2 read-write PIN SCL pin select register 16 4 read-write I2C0_SDAROUTE SDA port/pin select 0x540 read-write 0x00000000 0x000F0003 PORT SDA port select register 0 2 read-write PIN SDA pin select register 16 4 read-write I2C1_ROUTEEN I2C1 pin enable 0x548 read-write 0x00000000 0x00000003 SCLPEN SCL pin enable control bit 0 1 read-write SDAPEN SDA pin enable control bit 1 1 read-write I2C1_SCLROUTE SCL port/pin select 0x54C read-write 0x00000000 0x000F0003 PORT SCL port select register 0 2 read-write PIN SCL pin select register 16 4 read-write I2C1_SDAROUTE SDA port/pin select 0x550 read-write 0x00000000 0x000F0003 PORT SDA port select register 0 2 read-write PIN SDA pin select register 16 4 read-write KEYSCAN_ROUTEEN KEYSCAN pin enable 0x558 read-write 0x00000000 0x000000FF COLOUT0PEN COLOUT0 pin enable control bit 0 1 read-write COLOUT1PEN COLOUT1 pin enable control bit 1 1 read-write COLOUT2PEN COLOUT2 pin enable control bit 2 1 read-write COLOUT3PEN COLOUT3 pin enable control bit 3 1 read-write COLOUT4PEN COLOUT4 pin enable control bit 4 1 read-write COLOUT5PEN COLOUT5 pin enable control bit 5 1 read-write COLOUT6PEN COLOUT6 pin enable control bit 6 1 read-write COLOUT7PEN COLOUT7 pin enable control bit 7 1 read-write KEYSCAN_COLOUT0ROUTE COLOUT0 port/pin select 0x55C read-write 0x00000000 0x000F0003 PORT COLOUT0 port select register 0 2 read-write PIN COLOUT0 pin select register 16 4 read-write KEYSCAN_COLOUT1ROUTE COLOUT1 port/pin select 0x560 read-write 0x00000000 0x000F0003 PORT COLOUT1 port select register 0 2 read-write PIN COLOUT1 pin select register 16 4 read-write KEYSCAN_COLOUT2ROUTE COLOUT2 port/pin select 0x564 read-write 0x00000000 0x000F0003 PORT COLOUT2 port select register 0 2 read-write PIN COLOUT2 pin select register 16 4 read-write KEYSCAN_COLOUT3ROUTE COLOUT3 port/pin select 0x568 read-write 0x00000000 0x000F0003 PORT COLOUT3 port select register 0 2 read-write PIN COLOUT3 pin select register 16 4 read-write KEYSCAN_COLOUT4ROUTE COLOUT4 port/pin select 0x56C read-write 0x00000000 0x000F0003 PORT COLOUT4 port select register 0 2 read-write PIN COLOUT4 pin select register 16 4 read-write KEYSCAN_COLOUT5ROUTE COLOUT5 port/pin select 0x570 read-write 0x00000000 0x000F0003 PORT COLOUT5 port select register 0 2 read-write PIN COLOUT5 pin select register 16 4 read-write KEYSCAN_COLOUT6ROUTE COLOUT6 port/pin select 0x574 read-write 0x00000000 0x000F0003 PORT COLOUT6 port select register 0 2 read-write PIN COLOUT6 pin select register 16 4 read-write KEYSCAN_COLOUT7ROUTE COLOUT7 port/pin select 0x578 read-write 0x00000000 0x000F0003 PORT COLOUT7 port select register 0 2 read-write PIN COLOUT7 pin select register 16 4 read-write KEYSCAN_ROWSENSE0ROUTE ROWSENSE0 port/pin select 0x57C read-write 0x00000000 0x000F0003 PORT ROWSENSE0 port select register 0 2 read-write PIN ROWSENSE0 pin select register 16 4 read-write KEYSCAN_ROWSENSE1ROUTE ROWSENSE1 port/pin select 0x580 read-write 0x00000000 0x000F0003 PORT ROWSENSE1 port select register 0 2 read-write PIN ROWSENSE1 pin select register 16 4 read-write KEYSCAN_ROWSENSE2ROUTE ROWSENSE2 port/pin select 0x584 read-write 0x00000000 0x000F0003 PORT ROWSENSE2 port select register 0 2 read-write PIN ROWSENSE2 pin select register 16 4 read-write KEYSCAN_ROWSENSE3ROUTE ROWSENSE3 port/pin select 0x588 read-write 0x00000000 0x000F0003 PORT ROWSENSE3 port select register 0 2 read-write PIN ROWSENSE3 pin select register 16 4 read-write KEYSCAN_ROWSENSE4ROUTE ROWSENSE4 port/pin select 0x58C read-write 0x00000000 0x000F0003 PORT ROWSENSE4 port select register 0 2 read-write PIN ROWSENSE4 pin select register 16 4 read-write KEYSCAN_ROWSENSE5ROUTE ROWSENSE5 port/pin select 0x590 read-write 0x00000000 0x000F0003 PORT ROWSENSE5 port select register 0 2 read-write PIN ROWSENSE5 pin select register 16 4 read-write LESENSE_ROUTEEN LESENSE pin enable 0x598 read-write 0x00000000 0x0000FFFF CH0OUTPEN CH0OUT pin enable control bit 0 1 read-write CH1OUTPEN CH1OUT pin enable control bit 1 1 read-write CH2OUTPEN CH2OUT pin enable control bit 2 1 read-write CH3OUTPEN CH3OUT pin enable control bit 3 1 read-write CH4OUTPEN CH4OUT pin enable control bit 4 1 read-write CH5OUTPEN CH5OUT pin enable control bit 5 1 read-write CH6OUTPEN CH6OUT pin enable control bit 6 1 read-write CH7OUTPEN CH7OUT pin enable control bit 7 1 read-write CH8OUTPEN CH8OUT pin enable control bit 8 1 read-write CH9OUTPEN CH9OUT pin enable control bit 9 1 read-write CH10OUTPEN CH10OUT pin enable control bit 10 1 read-write CH11OUTPEN CH11OUT pin enable control bit 11 1 read-write CH12OUTPEN CH12OUT pin enable control bit 12 1 read-write CH13OUTPEN CH13OUT pin enable control bit 13 1 read-write CH14OUTPEN CH14OUT pin enable control bit 14 1 read-write CH15OUTPEN CH15OUT pin enable control bit 15 1 read-write LESENSE_CH0OUTROUTE CH0OUT port/pin select 0x59C read-write 0x00000000 0x000F0003 PORT CH0OUT port select register 0 2 read-write PIN CH0OUT pin select register 16 4 read-write LESENSE_CH1OUTROUTE CH1OUT port/pin select 0x5A0 read-write 0x00000000 0x000F0003 PORT CH1OUT port select register 0 2 read-write PIN CH1OUT pin select register 16 4 read-write LESENSE_CH2OUTROUTE CH2OUT port/pin select 0x5A4 read-write 0x00000000 0x000F0003 PORT CH2OUT port select register 0 2 read-write PIN CH2OUT pin select register 16 4 read-write LESENSE_CH3OUTROUTE CH3OUT port/pin select 0x5A8 read-write 0x00000000 0x000F0003 PORT CH3OUT port select register 0 2 read-write PIN CH3OUT pin select register 16 4 read-write LESENSE_CH4OUTROUTE CH4OUT port/pin select 0x5AC read-write 0x00000000 0x000F0003 PORT CH4OUT port select register 0 2 read-write PIN CH4OUT pin select register 16 4 read-write LESENSE_CH5OUTROUTE CH5OUT port/pin select 0x5B0 read-write 0x00000000 0x000F0003 PORT CH5OUT port select register 0 2 read-write PIN CH5OUT pin select register 16 4 read-write LESENSE_CH6OUTROUTE CH6OUT port/pin select 0x5B4 read-write 0x00000000 0x000F0003 PORT CH6OUT port select register 0 2 read-write PIN CH6OUT pin select register 16 4 read-write LESENSE_CH7OUTROUTE CH7OUT port/pin select 0x5B8 read-write 0x00000000 0x000F0003 PORT CH7OUT port select register 0 2 read-write PIN CH7OUT pin select register 16 4 read-write LESENSE_CH8OUTROUTE CH8OUT port/pin select 0x5BC read-write 0x00000000 0x000F0003 PORT CH8OUT port select register 0 2 read-write PIN CH8OUT pin select register 16 4 read-write LESENSE_CH9OUTROUTE CH9OUT port/pin select 0x5C0 read-write 0x00000000 0x000F0003 PORT CH9OUT port select register 0 2 read-write PIN CH9OUT pin select register 16 4 read-write LESENSE_CH10OUTROUTE CH10OUT port/pin select 0x5C4 read-write 0x00000000 0x000F0003 PORT CH10OUT port select register 0 2 read-write PIN CH10OUT pin select register 16 4 read-write LESENSE_CH11OUTROUTE CH11OUT port/pin select 0x5C8 read-write 0x00000000 0x000F0003 PORT CH11OUT port select register 0 2 read-write PIN CH11OUT pin select register 16 4 read-write LESENSE_CH12OUTROUTE CH12OUT port/pin select 0x5CC read-write 0x00000000 0x000F0003 PORT CH12OUT port select register 0 2 read-write PIN CH12OUT pin select register 16 4 read-write LESENSE_CH13OUTROUTE CH13OUT port/pin select 0x5D0 read-write 0x00000000 0x000F0003 PORT CH13OUT port select register 0 2 read-write PIN CH13OUT pin select register 16 4 read-write LESENSE_CH14OUTROUTE CH14OUT port/pin select 0x5D4 read-write 0x00000000 0x000F0003 PORT CH14OUT port select register 0 2 read-write PIN CH14OUT pin select register 16 4 read-write LESENSE_CH15OUTROUTE CH15OUT port/pin select 0x5D8 read-write 0x00000000 0x000F0003 PORT CH15OUT port select register 0 2 read-write PIN CH15OUT pin select register 16 4 read-write LETIMER_ROUTEEN LETIMER pin enable 0x5E0 read-write 0x00000000 0x00000003 OUT0PEN OUT0 pin enable control bit 0 1 read-write OUT1PEN OUT1 pin enable control bit 1 1 read-write LETIMER_OUT0ROUTE OUT0 port/pin select 0x5E4 read-write 0x00000000 0x000F0003 PORT OUT0 port select register 0 2 read-write PIN OUT0 pin select register 16 4 read-write LETIMER_OUT1ROUTE OUT1 port/pin select 0x5E8 read-write 0x00000000 0x000F0003 PORT OUT1 port select register 0 2 read-write PIN OUT1 pin select register 16 4 read-write PCNT0_S0INROUTE S0IN port/pin select 0x63C read-write 0x00000000 0x000F0003 PORT S0IN port select register 0 2 read-write PIN S0IN pin select register 16 4 read-write PCNT0_S1INROUTE S1IN port/pin select 0x640 read-write 0x00000000 0x000F0003 PORT S1IN port select register 0 2 read-write PIN S1IN pin select register 16 4 read-write PRS0_ROUTEEN PRS0 pin enable 0x648 read-write 0x00000000 0x0000FFFF ASYNCH0PEN ASYNCH0 pin enable control bit 0 1 read-write ASYNCH1PEN ASYNCH1 pin enable control bit 1 1 read-write ASYNCH2PEN ASYNCH2 pin enable control bit 2 1 read-write ASYNCH3PEN ASYNCH3 pin enable control bit 3 1 read-write ASYNCH4PEN ASYNCH4 pin enable control bit 4 1 read-write ASYNCH5PEN ASYNCH5 pin enable control bit 5 1 read-write ASYNCH6PEN ASYNCH6 pin enable control bit 6 1 read-write ASYNCH7PEN ASYNCH7 pin enable control bit 7 1 read-write ASYNCH8PEN ASYNCH8 pin enable control bit 8 1 read-write ASYNCH9PEN ASYNCH9 pin enable control bit 9 1 read-write ASYNCH10PEN ASYNCH10 pin enable control bit 10 1 read-write ASYNCH11PEN ASYNCH11 pin enable control bit 11 1 read-write SYNCH0PEN SYNCH0 pin enable control bit 12 1 read-write SYNCH1PEN SYNCH1 pin enable control bit 13 1 read-write SYNCH2PEN SYNCH2 pin enable control bit 14 1 read-write SYNCH3PEN SYNCH3 pin enable control bit 15 1 read-write PRS0_ASYNCH0ROUTE ASYNCH0 port/pin select 0x64C read-write 0x00000000 0x000F0003 PORT ASYNCH0 port select register 0 2 read-write PIN ASYNCH0 pin select register 16 4 read-write PRS0_ASYNCH1ROUTE ASYNCH1 port/pin select 0x650 read-write 0x00000000 0x000F0003 PORT ASYNCH1 port select register 0 2 read-write PIN ASYNCH1 pin select register 16 4 read-write PRS0_ASYNCH2ROUTE ASYNCH2 port/pin select 0x654 read-write 0x00000000 0x000F0003 PORT ASYNCH2 port select register 0 2 read-write PIN ASYNCH2 pin select register 16 4 read-write PRS0_ASYNCH3ROUTE ASYNCH3 port/pin select 0x658 read-write 0x00000000 0x000F0003 PORT ASYNCH3 port select register 0 2 read-write PIN ASYNCH3 pin select register 16 4 read-write PRS0_ASYNCH4ROUTE ASYNCH4 port/pin select 0x65C read-write 0x00000000 0x000F0003 PORT ASYNCH4 port select register 0 2 read-write PIN ASYNCH4 pin select register 16 4 read-write PRS0_ASYNCH5ROUTE ASYNCH5 port/pin select 0x660 read-write 0x00000000 0x000F0003 PORT ASYNCH5 port select register 0 2 read-write PIN ASYNCH5 pin select register 16 4 read-write PRS0_ASYNCH6ROUTE ASYNCH6 port/pin select 0x664 read-write 0x00000000 0x000F0003 PORT ASYNCH6 port select register 0 2 read-write PIN ASYNCH6 pin select register 16 4 read-write PRS0_ASYNCH7ROUTE ASYNCH7 port/pin select 0x668 read-write 0x00000000 0x000F0003 PORT ASYNCH7 port select register 0 2 read-write PIN ASYNCH7 pin select register 16 4 read-write PRS0_ASYNCH8ROUTE ASYNCH8 port/pin select 0x66C read-write 0x00000000 0x000F0003 PORT ASYNCH8 port select register 0 2 read-write PIN ASYNCH8 pin select register 16 4 read-write PRS0_ASYNCH9ROUTE ASYNCH9 port/pin select 0x670 read-write 0x00000000 0x000F0003 PORT ASYNCH9 port select register 0 2 read-write PIN ASYNCH9 pin select register 16 4 read-write PRS0_ASYNCH10ROUTE ASYNCH10 port/pin select 0x674 read-write 0x00000000 0x000F0003 PORT ASYNCH10 port select register 0 2 read-write PIN ASYNCH10 pin select register 16 4 read-write PRS0_ASYNCH11ROUTE ASYNCH11 port/pin select 0x678 read-write 0x00000000 0x000F0003 PORT ASYNCH11 port select register 0 2 read-write PIN ASYNCH11 pin select register 16 4 read-write PRS0_SYNCH0ROUTE SYNCH0 port/pin select 0x67C read-write 0x00000000 0x000F0003 PORT SYNCH0 port select register 0 2 read-write PIN SYNCH0 pin select register 16 4 read-write PRS0_SYNCH1ROUTE SYNCH1 port/pin select 0x680 read-write 0x00000000 0x000F0003 PORT SYNCH1 port select register 0 2 read-write PIN SYNCH1 pin select register 16 4 read-write PRS0_SYNCH2ROUTE SYNCH2 port/pin select 0x684 read-write 0x00000000 0x000F0003 PORT SYNCH2 port select register 0 2 read-write PIN SYNCH2 pin select register 16 4 read-write PRS0_SYNCH3ROUTE SYNCH3 port/pin select 0x688 read-write 0x00000000 0x000F0003 PORT SYNCH3 port select register 0 2 read-write PIN SYNCH3 pin select register 16 4 read-write SYXO0_BUFOUTREQINASYNCROUTE BUFOUTREQINASYNC port/pin select 0x6F0 read-write 0x00000000 0x000F0003 PORT BUFOUTREQINASYNC port select register 0 2 read-write PIN BUFOUTREQINASYNC pin select register 16 4 read-write TIMER0_ROUTEEN TIMER0 pin enable 0x6F8 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER0_CC0ROUTE CC0 port/pin select 0x6FC read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER0_CC1ROUTE CC1 port/pin select 0x700 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER0_CC2ROUTE CC2 port/pin select 0x704 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER0_CDTI0ROUTE CDTI0 port/pin select 0x708 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER0_CDTI1ROUTE CDTI1 port/pin select 0x70C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER0_CDTI2ROUTE CDTI2 port/pin select 0x710 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER1_ROUTEEN TIMER1 pin enable 0x718 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER1_CC0ROUTE CC0 port/pin select 0x71C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER1_CC1ROUTE CC1 port/pin select 0x720 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER1_CC2ROUTE CC2 port/pin select 0x724 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER1_CDTI0ROUTE CDTI0 port/pin select 0x728 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER1_CDTI1ROUTE CDTI1 port/pin select 0x72C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER1_CDTI2ROUTE CDTI2 port/pin select 0x730 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER2_ROUTEEN TIMER2 pin enable 0x738 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER2_CC0ROUTE CC0 port/pin select 0x73C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER2_CC1ROUTE CC1 port/pin select 0x740 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER2_CC2ROUTE CC2 port/pin select 0x744 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER2_CDTI0ROUTE CDTI0 port/pin select 0x748 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER2_CDTI1ROUTE CDTI1 port/pin select 0x74C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER2_CDTI2ROUTE CDTI2 port/pin select 0x750 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER3_ROUTEEN TIMER3 pin enable 0x758 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER3_CC0ROUTE CC0 port/pin select 0x75C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER3_CC1ROUTE CC1 port/pin select 0x760 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER3_CC2ROUTE CC2 port/pin select 0x764 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER3_CDTI0ROUTE CDTI0 port/pin select 0x768 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER3_CDTI1ROUTE CDTI1 port/pin select 0x76C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER3_CDTI2ROUTE CDTI2 port/pin select 0x770 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write TIMER4_ROUTEEN TIMER4 pin enable 0x778 read-write 0x00000000 0x0000003F CC0PEN CC0 pin enable control bit 0 1 read-write CC1PEN CC1 pin enable control bit 1 1 read-write CC2PEN CC2 pin enable control bit 2 1 read-write CCC0PEN CCC0 pin enable control bit 3 1 read-write CCC1PEN CCC1 pin enable control bit 4 1 read-write CCC2PEN CCC2 pin enable control bit 5 1 read-write TIMER4_CC0ROUTE CC0 port/pin select 0x77C read-write 0x00000000 0x000F0003 PORT CC0 port select register 0 2 read-write PIN CC0 pin select register 16 4 read-write TIMER4_CC1ROUTE CC1 port/pin select 0x780 read-write 0x00000000 0x000F0003 PORT CC1 port select register 0 2 read-write PIN CC1 pin select register 16 4 read-write TIMER4_CC2ROUTE CC2 port/pin select 0x784 read-write 0x00000000 0x000F0003 PORT CC2 port select register 0 2 read-write PIN CC2 pin select register 16 4 read-write TIMER4_CDTI0ROUTE CDTI0 port/pin select 0x788 read-write 0x00000000 0x000F0003 PORT CCC0 port select register 0 2 read-write PIN CCC0 pin select register 16 4 read-write TIMER4_CDTI1ROUTE CDTI1 port/pin select 0x78C read-write 0x00000000 0x000F0003 PORT CCC1 port select register 0 2 read-write PIN CCC1 pin select register 16 4 read-write TIMER4_CDTI2ROUTE CDTI2 port/pin select 0x790 read-write 0x00000000 0x000F0003 PORT CCC2 port select register 0 2 read-write PIN CCC2 pin select register 16 4 read-write USART0_ROUTEEN USART0 pin enable 0x798 read-write 0x00000000 0x0000001F CSPEN CS pin enable control bit 0 1 read-write RTSPEN RTS pin enable control bit 1 1 read-write RXPEN RX pin enable control bit 2 1 read-write CLKPEN SCLK pin enable control bit 3 1 read-write TXPEN TX pin enable control bit 4 1 read-write USART0_CSROUTE CS port/pin select 0x79C read-write 0x00000000 0x000F0003 PORT CS port select register 0 2 read-write PIN CS pin select register 16 4 read-write USART0_CTSROUTE CTS port/pin select 0x7A0 read-write 0x00000000 0x000F0003 PORT CTS port select register 0 2 read-write PIN CTS pin select register 16 4 read-write USART0_RTSROUTE RTS port/pin select 0x7A4 read-write 0x00000000 0x000F0003 PORT RTS port select register 0 2 read-write PIN RTS pin select register 16 4 read-write USART0_RXROUTE RX port/pin select 0x7A8 read-write 0x00000000 0x000F0003 PORT RX port select register 0 2 read-write PIN RX pin select register 16 4 read-write USART0_CLKROUTE SCLK port/pin select 0x7AC read-write 0x00000000 0x000F0003 PORT SCLK port select register 0 2 read-write PIN SCLK pin select register 16 4 read-write USART0_TXROUTE TX port/pin select 0x7B0 read-write 0x00000000 0x000F0003 PORT TX port select register 0 2 read-write PIN TX pin select register 16 4 read-write LDMA_NS 0 LDMA_NS Registers 0x50040000 0x00000000 0x00001000 registers LDMA 22 IPVERSION No Description 0x000 read-only 0x00000000 0x000000FF IPVERSION IPVERSION 0 8 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN LDMA module enable and disable register 0 1 read-write CTRL No Description 0x008 read-write 0x1E000000 0x9F000000 NUMFIXED Number of Fixed Priority Channels 24 5 read-write CORERST Reset DMA controller 31 1 read-write STATUS No Description 0x00C read-only 0x1F100000 0x1F1F1FFB ANYBUSY Any DMA Channel Busy 0 1 read-only ANYREQ Any DMA Channel Request Pending 1 1 read-only CHGRANT Granted Channel Number 3 5 read-only CHERROR Errant Channel Number 8 5 read-only FIFOLEVEL FIFO Level 16 5 read-only CHNUM Number of Channels 24 5 read-only SYNCSWSET No Description 0x010 write-only 0x00000000 0x000000FF SYNCSWSET DMA SYNC Software Trigger Set 0 8 write-only SYNCSWCLR No Description 0x014 write-only 0x00000000 0x000000FF SYNCSWCLR DMA SYNC Software Trigger Clear 0 8 write-only SYNCHWEN No Description 0x018 read-write 0x00000000 0x00FF00FF SYNCSETEN Hardware Sync Trigger Set Enable 0 8 read-write SYNCCLREN Hardware Sync Trigger Clear Enable 16 8 read-write SYNCHWSEL No Description 0x01C read-write 0x00000000 0x00FF00FF SYNCSETEDGE Hardware Sync Trigger Set Edge Select 0 8 read-write RISE Use rising edge detection 0 FALL Use falling edge detection 1 SYNCCLREDGE Hardware Sync Trigger Clear Edge Select 16 8 read-write RISE Use rising edge detection 0 FALL Use falling edge detection 1 SYNCSTATUS No Description 0x020 read-only 0x00000000 0x000000FF SYNCTRIG sync trig status 0 8 read-only CHEN No Description 0x024 write-only 0x00000000 0x000000FF CHEN Channel Enables 0 8 write-only CHDIS No Description 0x028 write-only 0x00000000 0x000000FF CHDIS DMA Channel disable 0 8 write-only CHSTATUS No Description 0x02C read-only 0x00000000 0x000000FF CHSTATUS DMA Channel Status 0 8 read-only CHBUSY No Description 0x030 read-only 0x00000000 0x000000FF BUSY Channels Busy 0 8 read-only CHDONE No Description 0x034 read-write 0x00000000 0x000000FF CHDONE0 DMA Channel Link done intr flag 0 1 read-write CHDONE1 DMA Channel Link done intr flag 1 1 read-write CHDONE2 DMA Channel Link done intr flag 2 1 read-write CHDONE3 DMA Channel Link done intr flag 3 1 read-write CHDONE4 DMA Channel Link done intr flag 4 1 read-write CHDONE5 DMA Channel Link done intr flag 5 1 read-write CHDONE6 DMA Channel Link done intr flag 6 1 read-write CHDONE7 DMA Channel Link done intr flag 7 1 read-write DBGHALT No Description 0x038 read-write 0x00000000 0x000000FF DBGHALT DMA Debug Halt 0 8 read-write SWREQ No Description 0x03C write-only 0x00000000 0x000000FF SWREQ Software Transfer Requests 0 8 write-only REQDIS No Description 0x040 read-write 0x00000000 0x000000FF REQDIS DMA Request Disables 0 8 read-write REQPEND No Description 0x044 read-only 0x00000000 0x000000FF REQPEND DMA Requests Pending 0 8 read-only LINKLOAD No Description 0x048 write-only 0x00000000 0x000000FF LINKLOAD DMA Link Loads 0 8 write-only REQCLEAR No Description 0x04C write-only 0x00000000 0x000000FF REQCLEAR DMA Request Clear 0 8 write-only IF No Description 0x050 read-write 0x00000000 0x800000FF DONE0 DMA Structure Operation Done 0 1 read-write DONE1 DMA Structure Operation Done 1 1 read-write DONE2 DMA Structure Operation Done 2 1 read-write DONE3 DMA Structure Operation Done 3 1 read-write DONE4 DMA Structure Operation Done 4 1 read-write DONE5 DMA Structure Operation Done 5 1 read-write DONE6 DMA Structure Operation Done 6 1 read-write DONE7 DMA Structure Operation Done 7 1 read-write ERROR Error Flag 31 1 read-write IEN No Description 0x054 read-write 0x00000000 0x800000FF CHDONE Enable or disable the done interrupt 0 8 read-write ERROR Enable or disable the error interrupt 31 1 read-write CH0_CFG No Description 0x05C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH0_LOOP No Description 0x060 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH0_CTRL No Description 0x064 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH0_SRC No Description 0x068 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH0_DST No Description 0x06C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH0_LINK No Description 0x070 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH1_CFG No Description 0x08C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH1_LOOP No Description 0x090 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH1_CTRL No Description 0x094 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH1_SRC No Description 0x098 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH1_DST No Description 0x09C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH1_LINK No Description 0x0A0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH2_CFG No Description 0x0BC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH2_LOOP No Description 0x0C0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH2_CTRL No Description 0x0C4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH2_SRC No Description 0x0C8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH2_DST No Description 0x0CC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH2_LINK No Description 0x0D0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH3_CFG No Description 0x0EC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH3_LOOP No Description 0x0F0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH3_CTRL No Description 0x0F4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH3_SRC No Description 0x0F8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH3_DST No Description 0x0FC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH3_LINK No Description 0x100 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH4_CFG No Description 0x11C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH4_LOOP No Description 0x120 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH4_CTRL No Description 0x124 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH4_SRC No Description 0x128 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH4_DST No Description 0x12C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH4_LINK No Description 0x130 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH5_CFG No Description 0x14C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH5_LOOP No Description 0x150 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH5_CTRL No Description 0x154 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH5_SRC No Description 0x158 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH5_DST No Description 0x15C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH5_LINK No Description 0x160 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH6_CFG No Description 0x17C read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH6_LOOP No Description 0x180 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH6_CTRL No Description 0x184 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH6_SRC No Description 0x188 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH6_DST No Description 0x18C read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH6_LINK No Description 0x190 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write CH7_CFG No Description 0x1AC read-write 0x00000000 0x00330000 ARBSLOTS Arbitration Slot Number Select 16 2 read-write ONE One arbitration slot selected 0 TWO Two arbitration slots selected 1 FOUR Four arbitration slots selected 2 EIGHT Eight arbitration slots selected 3 SRCINCSIGN Source Address Increment Sign 20 1 read-write POSITIVE Increment source address 0 NEGATIVE Decrement source address 1 DSTINCSIGN Destination Address Increment Sign 21 1 read-write POSITIVE Increment destination address 0 NEGATIVE Decrement destination address 1 CH7_LOOP No Description 0x1B0 read-write 0x00000000 0x000000FF LOOPCNT Linked Structure Sequence Loop Counter 0 8 read-write CH7_CTRL No Description 0x1B4 read-write 0x00000000 0xFFFFFFFB STRUCTTYPE DMA Structure Type 0 2 read-write TRANSFER DMA transfer structure type selected. 0 SYNCHRONIZE Synchronization structure type selected. 1 WRITE Write immediate value structure type selected. 2 STRUCTREQ Structure DMA Transfer Request 3 1 read-only XFERCNT DMA Unit Data Transfer Count 4 11 read-write BYTESWAP Endian Byte Swap 15 1 read-write BLOCKSIZE Block Transfer Size 16 4 read-write UNIT1 One unit transfer per arbitration 0 UNIT2 Two unit transfers per arbitration 1 UNIT3 Three unit transfers per arbitration 2 UNIT4 Four unit transfers per arbitration 3 UNIT6 Six unit transfers per arbitration 4 UNIT8 Eight unit transfers per arbitration 5 UNIT16 Sixteen unit transfers per arbitration 7 UNIT32 32 unit transfers per arbitration 9 UNIT64 64 unit transfers per arbitration 10 UNIT128 128 unit transfers per arbitration 11 UNIT256 256 unit transfers per arbitration 12 UNIT512 512 unit transfers per arbitration 13 UNIT1024 1024 unit transfers per arbitration 14 ALL Transfer all units as specified by the XFRCNT field 15 DONEIEN DMA Operation Done Interrupt Flag Set En 20 1 read-write REQMODE DMA Request Transfer Mode Select 21 1 read-write BLOCK The LDMA transfers one BLOCKSIZE per transfer request. 0 ALL One transfer request transfers all units as defined by the XFRCNT field. 1 DECLOOPCNT Decrement Loop Count 22 1 read-write IGNORESREQ Ignore Sreq 23 1 read-write SRCINC Source Address Increment Size 24 2 read-write ONE Increment source address by one unit data size after each read 0 TWO Increment source address by two unit data sizes after each read 1 FOUR Increment source address by four unit data sizes after each read 2 NONE Do not increment the source address. In this mode reads are made from a fixed source address, for example reading FIFO. 3 SIZE Unit Data Transfer Size 26 2 read-write BYTE Each unit transfer is a byte 0 HALFWORD Each unit transfer is a half-word 1 WORD Each unit transfer is a word 2 DSTINC Destination Address Increment Size 28 2 read-write ONE Increment destination address by one unit data size after each write 0 TWO Increment destination address by two unit data sizes after each write 1 FOUR Increment destination address by four unit data sizes after each write 2 NONE Do not increment the destination address. Writes are made to a fixed destination address, for example writing to a FIFO. 3 SRCMODE Source Addressing Mode 30 1 read-only ABSOLUTE The SRCADDR field of LDMA_CHx_SRC contains the absolute address of the source data. 0 RELATIVE The SRCADDR field of LDMA_CHx_SRC contains the relative offset of the source data. 1 DSTMODE Destination Addressing Mode 31 1 read-only ABSOLUTE The DSTADDR field of LDMA_CHx_DST contains the absolute address of the destination data. 0 RELATIVE The DSTADDR field of LDMA_CHx_DST contains the relative offset of the destination data. 1 CH7_SRC No Description 0x1B8 read-write 0x00000000 0xFFFFFFFF SRCADDR Source Data Address 0 32 read-write CH7_DST No Description 0x1BC read-write 0x00000000 0xFFFFFFFF DSTADDR Destination Data Address 0 32 read-write CH7_LINK No Description 0x1C0 read-write 0x00000000 0xFFFFFFFF LINKMODE Link Structure Addressing Mode 0 1 read-only ABSOLUTE The LINKADDR field of LDMA_CHx_LINK contains the absolute address of the linked descriptor. 0 RELATIVE The LINKADDR field of LDMA_CHx_LINK contains the relative offset of the linked descriptor. 1 LINK Link Next Structure 1 1 read-write LINKADDR Link Structure Address 2 30 read-write LDMAXBAR_NS 2 LDMAXBAR_NS Registers 0x50044000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CH0_REQSEL No Description 0x004 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH1_REQSEL No Description 0x008 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH2_REQSEL No Description 0x00C read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH3_REQSEL No Description 0x010 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH4_REQSEL No Description 0x014 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH5_REQSEL No Description 0x018 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH6_REQSEL No Description 0x01C read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write CH7_REQSEL No Description 0x020 read-write 0x00000000 0x003F000F SIGSEL Signal Select 0 4 read-write SOURCESEL Source Select 16 6 read-write TIMER0_NS 1 TIMER0_NS Registers 0x50048000 0x00000000 0x00001000 registers TIMER0 4 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0xFFFFFFFF TOP Counter Top Value 0 32 read-write TOPB No Description 0x020 read-write 0x00000000 0xFFFFFFFF TOPB Counter Top Buffer Register 0 32 read-write CNT No Description 0x024 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0xFFFFFFFF OC Output Compare Value 0 32 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0xFFFFFFFF OCB Output Compare Value Buffer 0 32 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0xFFFFFFFF ICF Input Capture FIFO 0 32 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0xFFFFFFFF ICOF Input Capture FIFO Overflow 0 32 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER1_NS 1 TIMER1_NS Registers 0x5004C000 0x00000000 0x00001000 registers TIMER1 5 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER2_NS 1 TIMER2_NS Registers 0x50050000 0x00000000 0x00001000 registers TIMER2 6 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER3_NS 1 TIMER3_NS Registers 0x50054000 0x00000000 0x00001000 registers TIMER3 7 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 TIMER4_NS 1 TIMER4_NS Registers 0x50058000 0x00000000 0x00001000 registers TIMER4 8 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only CFG No Description 0x004 read-write 0x00000000 0x0FFF1FFB MODE Timer Mode 0 2 read-write UP Up-count mode 0 DOWN Down-count mode 1 UPDOWN Up/down-count mode 2 QDEC Quadrature decoder mode 3 SYNC Timer Start/Stop/Reload Synchronization 3 1 read-write DISABLE Timer operation is unaffected by other timers. 0 ENABLE Timer may be started, stopped and re-loaded from other timer instances. 1 OSMEN One-shot Mode Enable 4 1 read-write QDM Quadrature Decoder Mode Selection 5 1 read-write X2 X2 mode selected 0 X4 X4 mode selected 1 DEBUGRUN Debug Mode Run Enable 6 1 read-write HALT Timer is halted in debug mode 0 RUN Timer is running in debug mode 1 DMACLRACT DMA Request Clear on Active 7 1 read-write CLKSEL Clock Source Select 8 2 read-write PRESCEM01GRPACLK Prescaled EM01GRPACLK 0 CC1 Compare/Capture Channel 1 Input 1 TIMEROUF Timer is clocked by underflow(down-count) or overflow(up-count) in the lower numbered neighbor Timer 2 RETIMEEN PWM output retimed enable 10 1 read-write DISABLE PWM outputs are not re-timed. 0 ENABLE PWM outputs are re-timed. 1 DISSYNCOUT Disable Timer Start/Stop/Reload output 11 1 read-write EN Timer can start/stop/reload other timers with SYNC bit set 0 DIS Timer cannot start/stop/reload other timers with SYNC bit set 1 ATI Always Track Inputs 16 1 read-write RSSCOIST Reload-Start Sets COIST 17 1 read-write PRESC Prescaler Setting 18 10 read-write DIV1 No prescaling 0 DIV2 Prescale by 2 1 DIV4 Prescale by 4 3 DIV8 Prescale by 8 7 DIV16 Prescale by 16 15 DIV32 Prescale by 32 31 DIV64 Prescale by 64 63 DIV128 Prescale by 128 127 DIV256 Prescale by 256 255 DIV512 Prescale by 512 511 DIV1024 Prescale by 1024 1023 CTRL No Description 0x008 read-write 0x00000000 0x0000001F RISEA Timer Rising Input Edge Action 0 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 FALLA Timer Falling Input Edge Action 2 2 read-write NONE No action 0 START Start counter without reload 1 STOP Stop counter without reload 2 RELOADSTART Reload and start counter 3 X2CNT 2x Count Mode 4 1 read-write CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start Timer 0 1 write-only STOP Stop Timer 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x07070777 RUNNING Running 0 1 read-only DIR Direction 1 1 read-only UP Counting up 0 DOWN Counting down 1 TOPBV TOP Buffer Valid 2 1 read-only TIMERLOCKSTATUS Timer lock status 4 1 read-only UNLOCKED TIMER registers are unlocked 0 LOCKED TIMER registers are locked 1 DTILOCKSTATUS DTI lock status 5 1 read-only UNLOCKED DTI registers are unlocked 0 LOCKED DTI registers are locked 1 SYNCBUSY Sync Busy 6 1 read-only OCBV0 Output Compare Buffer Valid 8 1 read-only OCBV1 Output Compare Buffer Valid 9 1 read-only OCBV2 Output Compare Buffer Valid 10 1 read-only ICFEMPTY0 Input capture fifo empty 16 1 read-only ICFEMPTY1 Input capture fifo empty 17 1 read-only ICFEMPTY2 Input capture fifo empty 18 1 read-only CCPOL0 CCn Polarity 24 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL1 CCn Polarity 25 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 CCPOL2 CCn Polarity 26 1 read-only LOWRISE CC0 polarity low level/rising edge 0 HIGHFALL CC0 polarity high level/falling edge 1 IF No Description 0x014 read-write 0x00000000 0x07770077 OF Overflow Interrupt Flag 0 1 read-write UF Underflow Interrupt Flag 1 1 read-write DIRCHG Direction Change Detect Interrupt Flag 2 1 read-write CC0 Capture Compare Channel 0 Interrupt Flag 4 1 read-write CC1 Capture Compare Channel 1 Interrupt Flag 5 1 read-write CC2 Capture Compare Channel 2 Interrupt Flag 6 1 read-write ICFWLFULL0 Input Capture Watermark Level Full 16 1 read-write ICFWLFULL1 Input Capture Watermark Level Full 17 1 read-write ICFWLFULL2 Input Capture Watermark Level Full 18 1 read-write ICFOF0 Input Capture FIFO overflow 20 1 read-write ICFOF1 Input Capture FIFO overflow 21 1 read-write ICFOF2 Input Capture FIFO overflow 22 1 read-write ICFUF0 Input capture FIFO underflow 24 1 read-write ICFUF1 Input capture FIFO underflow 25 1 read-write ICFUF2 Input capture FIFO underflow 26 1 read-write IEN No Description 0x018 read-write 0x00000000 0x07770077 OF Overflow Interrupt Enable 0 1 read-write UF Underflow Interrupt Enable 1 1 read-write DIRCHG Direction Change Detect Interrupt Enable 2 1 read-write CC0 CC0 Interrupt Enable 4 1 read-write CC1 CC1 Interrupt Enable 5 1 read-write CC2 CC2 Interrupt Enable 6 1 read-write ICFWLFULL0 ICFWLFULL0 Interrupt Enable 16 1 read-write ICFWLFULL1 ICFWLFULL1 Interrupt Enable 17 1 read-write ICFWLFULL2 ICFWLFULL2 Interrupt Enable 18 1 read-write ICFOF0 ICFOF0 Interrupt Enable 20 1 read-write ICFOF1 ICFOF1 Interrupt Enable 21 1 read-write ICFOF2 ICFOF2 Interrupt Enable 22 1 read-write ICFUF0 ICFUF0 Interrupt Enable 24 1 read-write ICFUF1 ICFUF1 Interrupt Enable 25 1 read-write ICFUF2 ICFUF2 Interrupt Enable 26 1 read-write TOP No Description 0x01C read-write 0x0000FFFF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x020 read-write 0x00000000 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write CNT No Description 0x024 read-write 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-write LOCK No Description 0x02C write-only 0x00000000 0x0000FFFF LOCKKEY Timer Lock Key 0 16 write-only UNLOCK Write to unlock TIMER registers 52864 EN No Description 0x030 read-write 0x00000000 0x00000003 EN Timer Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CC0_CFG No Description 0x060 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC0_CTRL No Description 0x064 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC0_OC No Description 0x068 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC0_OCB No Description 0x070 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC0_ICF No Description 0x074 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC0_ICOF No Description 0x078 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC1_CFG No Description 0x080 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC1_CTRL No Description 0x084 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC1_OC No Description 0x088 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC1_OCB No Description 0x090 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC1_ICF No Description 0x094 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC1_ICOF No Description 0x098 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only CC2_CFG No Description 0x0A0 read-write 0x00000000 0x003E0013 MODE CC Channel Mode 0 2 read-write OFF Compare/Capture channel turned off 0 INPUTCAPTURE Input Capture 1 OUTPUTCOMPARE Output Compare 2 PWM Pulse-Width Modulation 3 COIST Compare Output Initial State 4 1 read-write INSEL Input Selection 17 2 read-write PIN TIMERnCCx pin is selected 0 PRSSYNC Synchornous PRS selected 1 PRSASYNCLEVEL Asynchronous Level PRS selected 2 PRSASYNCPULSE Asynchronous Pulse PRS selected 3 PRSCONF PRS Configuration 19 1 read-write PULSE Each CC event will generate a one EM01GRPACLK cycle high pulse 0 LEVEL The PRS channel will follow CC out 1 FILT Digital Filter 20 1 read-write DISABLE Digital Filter Disabled 0 ENABLE Digital Filter Enabled 1 ICFWL Input Capture FIFO watermark level 21 1 read-write CC2_CTRL No Description 0x0A4 read-write 0x00000000 0x0F003F04 OUTINV Output Invert 2 1 read-write CMOA Compare Match Output Action 8 2 read-write NONE No action on compare match 0 TOGGLE Toggle output on compare match 1 CLEAR Clear output on compare match 2 SET Set output on compare match 3 COFOA Counter Overflow Output Action 10 2 read-write NONE No action on counter overflow 0 TOGGLE Toggle output on counter overflow 1 CLEAR Clear output on counter overflow 2 SET Set output on counter overflow 3 CUFOA Counter Underflow Output Action 12 2 read-write NONE No action on counter underflow 0 TOGGLE Toggle output on counter underflow 1 CLEAR Clear output on counter underflow 2 SET Set output on counter underflow 3 ICEDGE Input Capture Edge Select 24 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 NONE No edge detection, signal is left as it is 3 ICEVCTRL Input Capture Event Control 26 2 read-write EVERYEDGE PRS output pulse and interrupt flag set on every capture 0 EVERYSECONDEDGE PRS output pulse and interrupt flag set on every second capture 1 RISING PRS output pulse and interrupt flag set on rising edge only (if ICEDGE = BOTH) 2 FALLING PRS output pulse and interrupt flag set on falling edge only (if ICEDGE = BOTH) 3 CC2_OC No Description 0x0A8 read-write 0x00000000 0x0000FFFF OC Output Compare Value 0 16 read-write CC2_OCB No Description 0x0B0 read-write 0x00000000 0x0000FFFF OCB Output Compare Value Buffer 0 16 read-write CC2_ICF No Description 0x0B4 read-only 0x00000000 0x0000FFFF ICF Input Capture FIFO 0 16 read-only CC2_ICOF No Description 0x0B8 read-only 0x00000000 0x0000FFFF ICOF Input Capture FIFO Overflow 0 16 read-only DTCFG No Description 0x0E0 read-write 0x00000000 0x00000E03 DTEN DTI Enable 0 1 read-write DTDAS DTI Automatic Start-up Functionality 1 1 read-write NORESTART No DTI restart on debugger exit 0 RESTART DTI restart on debugger exit 1 DTAR DTI Always Run 9 1 read-write DTFATS DTI Fault Action on Timer Stop 10 1 read-write DTPRSEN DTI PRS Source Enable 11 1 read-write DTTIMECFG No Description 0x0E4 read-write 0x00000000 0x003FFFFF DTPRESC DTI Prescaler Setting 0 10 read-write DTRISET DTI Rise-time 10 6 read-write DTFALLT DTI Fall-time 16 6 read-write DTFCFG No Description 0x0E8 read-write 0x00000000 0x1F030000 DTFA DTI Fault Action 16 2 read-write NONE No action on fault 0 INACTIVE Set outputs inactive 1 CLEAR Clear outputs 2 TRISTATE Tristate outputs 3 DTPRS0FEN DTI PRS 0 Fault Enable 24 1 read-write DTPRS1FEN DTI PRS 1 Fault Enable 25 1 read-write DTDBGFEN DTI Debugger Fault Enable 26 1 read-write DTLOCKUPFEN DTI Lockup Fault Enable 27 1 read-write DTEM23FEN DTI EM23 Fault Enable 28 1 read-write DTCTRL No Description 0x0EC read-write 0x00000000 0x00000003 DTCINV DTI Complementary Output Invert. 0 1 read-write DTIPOL DTI Inactive Polarity 1 1 read-write DTOGEN No Description 0x0F0 read-write 0x00000000 0x0000003F DTOGCC0EN DTI CCn Output Generation Enable 0 1 read-write DTOGCC1EN DTI CCn Output Generation Enable 1 1 read-write DTOGCC2EN DTI CCn Output Generation Enable 2 1 read-write DTOGCDTI0EN DTI CDTIn Output Generation Enable 3 1 read-write DTOGCDTI1EN DTI CDTIn Output Generation Enable 4 1 read-write DTOGCDTI2EN DTI CDTIn Output Generation Enable 5 1 read-write DTFAULT No Description 0x0F4 read-only 0x00000000 0x0000001F DTPRS0F DTI PRS 0 Fault 0 1 read-only DTPRS1F DTI PRS 1 Fault 1 1 read-only DTDBGF DTI Debugger Fault 2 1 read-only DTLOCKUPF DTI Lockup Fault 3 1 read-only DTEM23F DTI EM23 Entry Fault 4 1 read-only DTFAULTC No Description 0x0F8 write-only 0x00000000 0x0000001F DTPRS0FC DTI PRS0 Fault Clear 0 1 write-only DTPRS1FC DTI PRS1 Fault Clear 1 1 write-only DTDBGFC DTI Debugger Fault Clear 2 1 write-only DTLOCKUPFC DTI Lockup Fault Clear 3 1 write-only DTEM23FC DTI EM23 Fault Clear 4 1 write-only DTLOCK No Description 0x0FC write-only 0x00000000 0x0000FFFF DTILOCKKEY DTI Lock Key 0 16 write-only UNLOCK Write to unlock TIMER DTI registers 52864 USART0_NS 0 USART0_NS Registers 0x5005C000 0x00000000 0x00001000 registers USART0_RX 9 USART0_TX 10 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN USART Enable 0 1 read-write CTRL No Description 0x008 read-write 0x00000000 0xF3FFFF7F SYNC USART Synchronous Mode 0 1 read-write DISABLE The USART operates in asynchronous mode 0 ENABLE The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from U(S)n_RX 0 ENABLE The receiver is connected to and receives data from U(S)n_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the receive buffer regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 2 read-write X16 Regular UART mode with 16X oversampling in asynchronous mode 0 X8 Double speed with 8X oversampling in asynchronous mode 1 X6 6X oversampling in asynchronous mode 2 X4 Quadruple speed with 4X oversampling in asynchronous mode 3 CLKPOL Clock Polarity 8 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge For Setup/Sample 9 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 CSMA Action On Chip Select In Main Mode 11 1 read-write NOACTION No action taken 0 GOTOSLAVEMODE Go to secondary mode 1 TXBIL TX Buffer Interrupt Level 12 1 read-write EMPTY TXBL and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALFFULL TXBL and TXBLIF are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full. 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to U(S)n_TX 0 ENABLE Output from the transmitter is inverted before it is passed to U(S)n_TX 1 CSINV Chip Select Invert 15 1 read-write DISABLE Chip select is active low 0 ENABLE Chip select is active high 1 AUTOCS Automatic Chip Select 16 1 read-write AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on U(S)n_TX when the transmitter is idle is defined by TXINV 0 ENABLE U(S)n_TX is tristated whenever the transmitter is idle 1 SCMODE SmartCard Mode 18 1 read-write SCRETRANS SmartCard Retransmit 19 1 read-write SKIPPERRF Skip Parity Error Frames 20 1 read-write BIT8DV Bit 8 Default Value 21 1 read-write ERRSDMA Halt DMA On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the USART 0 ENABLE DMA requests from the USART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 SSSEARLY Synchronous Secondary Setup Early 25 1 read-write BYTESWAP Byteswap In Double Accesses 28 1 read-write DISABLE Normal byte order 0 ENABLE Byte order swapped 1 AUTOTX Always Transmit When RX Not Full 29 1 read-write MVDIS Majority Vote Disable 30 1 read-write SMSDELAY Synchronous Main Sample Delay 31 1 read-write FRAME No Description 0x00C read-write 0x00001005 0x0000330F DATABITS Data-Bit Mode 0 4 read-write FOUR Each frame contains 4 data bits 1 FIVE Each frame contains 5 data bits 2 SIX Each frame contains 6 data bits 3 SEVEN Each frame contains 7 data bits 4 EIGHT Each frame contains 8 data bits 5 NINE Each frame contains 9 data bits 6 TEN Each frame contains 10 data bits 7 ELEVEN Each frame contains 11 data bits 8 TWELVE Each frame contains 12 data bits 9 THIRTEEN Each frame contains 13 data bits 10 FOURTEEN Each frame contains 14 data bits 11 FIFTEEN Each frame contains 15 data bits 12 SIXTEEN Each frame contains 16 data bits 13 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 TRIGCTRL No Description 0x010 read-write 0x00000000 0x00001FF0 RXTEN Receive Trigger Enable 4 1 read-write TXTEN Transmit Trigger Enable 5 1 read-write AUTOTXTEN AUTOTX Trigger Enable 6 1 read-write TXARX0EN Enable Transmit Trigger after RX End of 7 1 read-write TXARX1EN Enable Transmit Trigger after RX End of 8 1 read-write TXARX2EN Enable Transmit Trigger after RX End of 9 1 read-write RXATX0EN Enable Receive Trigger after TX end of f 10 1 read-write RXATX1EN Enable Receive Trigger after TX end of f 11 1 read-write RXATX2EN Enable Receive Trigger after TX end of f 12 1 read-write CMD No Description 0x014 write-only 0x00000000 0x00000FFF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only MASTEREN Main Mode Enable 4 1 write-only MASTERDIS Main Mode Disable 5 1 write-only RXBLOCKEN Receiver Block Enable 6 1 write-only RXBLOCKDIS Receiver Block Disable 7 1 write-only TXTRIEN Transmitter Tristate Enable 8 1 write-only TXTRIDIS Transmitter Tristate Disable 9 1 write-only CLEARTX Clear TX 10 1 write-only CLEARRX Clear RX 11 1 write-only STATUS No Description 0x018 read-only 0x00002040 0x00037FFF RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only MASTER SPI Main Mode 2 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXBL TX Buffer Level 6 1 read-only RXDATAV RX Data Valid 7 1 read-only RXFULL RX FIFO Full 8 1 read-only TXBDRIGHT TX Buffer Expects Double Right Data 9 1 read-only TXBSRIGHT TX Buffer Expects Single Right Data 10 1 read-only RXDATAVRIGHT RX Data Right 11 1 read-only RXFULLRIGHT RX Full of Right Data 12 1 read-only TXIDLE TX Idle 13 1 read-only TIMERRESTARTED The USART Timer restarted itself 14 1 read-only TXBUFCNT TX Buffer Count 16 2 read-only CLKDIV No Description 0x01C read-write 0x00000000 0x807FFFF8 DIV Fractional Clock Divider 3 20 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write RXDATAX No Description 0x020 read-only 0x00000000 0x0000C1FF RXDATA RX Data 0 9 read-only PERR Data Parity Error 14 1 read-only FERR Data Framing Error 15 1 read-only RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLEX No Description 0x028 read-only 0x00000000 0xC1FFC1FF RXDATA0 RX Data 0 0 9 read-only PERR0 Data Parity Error 0 14 1 read-only FERR0 Data Framing Error 0 15 1 read-only RXDATA1 RX Data 1 16 9 read-only PERR1 Data Parity Error 1 30 1 read-only FERR1 Data Framing Error 1 31 1 read-only RXDOUBLE No Description 0x02C read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAXP No Description 0x030 read-only 0x00000000 0x0000C1FF RXDATAP RX Data Peek 0 9 read-only PERRP Data Parity Error Peek 14 1 read-only FERRP Data Framing Error Peek 15 1 read-only RXDOUBLEXP No Description 0x034 read-only 0x00000000 0xC1FFC1FF RXDATAP0 RX Data 0 Peek 0 9 read-only PERRP0 Data Parity Error 0 Peek 14 1 read-only FERRP0 Data Framing Error 0 Peek 15 1 read-only RXDATAP1 RX Data 1 Peek 16 9 read-only PERRP1 Data Parity Error 1 Peek 30 1 read-only FERRP1 Data Framing Error 1 Peek 31 1 read-only TXDATAX No Description 0x038 write-only 0x00000000 0x0000F9FF TXDATAX TX Data 0 9 write-only UBRXAT Unblock RX After Transmission 11 1 write-only TXTRIAT Set TXTRI After Transmission 12 1 write-only TXBREAK Transmit Data As Break 13 1 write-only TXDISAT Clear TXEN After Transmission 14 1 write-only RXENAT Enable RX After Transmission 15 1 write-only TXDATA No Description 0x03C write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLEX No Description 0x040 write-only 0x00000000 0xF9FFF9FF TXDATA0 TX Data 0 9 write-only UBRXAT0 Unblock RX After Transmission 11 1 write-only TXTRIAT0 Set TXTRI After Transmission 12 1 write-only TXBREAK0 Transmit Data As Break 13 1 write-only TXDISAT0 Clear TXEN After Transmission 14 1 write-only RXENAT0 Enable RX After Transmission 15 1 write-only TXDATA1 TX Data 16 9 write-only UBRXAT1 Unblock RX After Transmission 27 1 write-only TXTRIAT1 Set TXTRI After Transmission 28 1 write-only TXBREAK1 Transmit Data As Break 29 1 write-only TXDISAT1 Clear TXEN After Transmission 30 1 write-only RXENAT1 Enable RX After Transmission 31 1 write-only TXDOUBLE No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x048 read-write 0x00000002 0x0001FFFF TXC TX Complete Interrupt Flag 0 1 read-write TXBL TX Buffer Level Interrupt Flag 1 1 read-write RXDATAV RX Data Valid Interrupt Flag 2 1 read-write RXFULL RX Buffer Full Interrupt Flag 3 1 read-write RXOF RX Overflow Interrupt Flag 4 1 read-write RXUF RX Underflow Interrupt Flag 5 1 read-write TXOF TX Overflow Interrupt Flag 6 1 read-write TXUF TX Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write SSM Chip-Select In Main Mode Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write TCMP0 Timer comparator 0 Interrupt Flag 14 1 read-write TCMP1 Timer comparator 1 Interrupt Flag 15 1 read-write TCMP2 Timer comparator 2 Interrupt Flag 16 1 read-write IEN No Description 0x04C read-write 0x00000000 0x0001FFFF TXC TX Complete Interrupt Enable 0 1 read-write TXBL TX Buffer Level Interrupt Enable 1 1 read-write RXDATAV RX Data Valid Interrupt Enable 2 1 read-write RXFULL RX Buffer Full Interrupt Enable 3 1 read-write RXOF RX Overflow Interrupt Enable 4 1 read-write RXUF RX Underflow Interrupt Enable 5 1 read-write TXOF TX Overflow Interrupt Enable 6 1 read-write TXUF TX Underflow Interrupt Enable 7 1 read-write PERR Parity Error Interrupt Enable 8 1 read-write FERR Framing Error Interrupt Enable 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write SSM Chip-Select In Main Mode Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Enable 12 1 read-write TXIDLE TX Idle Interrupt Enable 13 1 read-write TCMP0 Timer comparator 0 Interrupt Enable 14 1 read-write TCMP1 Timer comparator 1 Interrupt Enable 15 1 read-write TCMP2 Timer comparator 2 Interrupt Enable 16 1 read-write IRCTRL No Description 0x050 read-write 0x00000000 0x0000008F IREN Enable IrDA Module 0 1 read-write IRPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 I2SCTRL No Description 0x054 read-write 0x00000000 0x0000071F EN Enable I2S Mode 0 1 read-write MONO Stero or Mono 1 1 read-write JUSTIFY Justification of I2S Data 2 1 read-write LEFT Data is left-justified 0 RIGHT Data is right-justified 1 DMASPLIT Separate DMA Request For Left/Right Data 3 1 read-write DELAY Delay on I2S data 4 1 read-write FORMAT I2S Word Format 8 3 read-write W32D32 32-bit word, 32-bit data 0 W32D24M 32-bit word, 32-bit data with 8 lsb masked 1 W32D24 32-bit word, 24-bit data 2 W32D16 32-bit word, 16-bit data 3 W32D8 32-bit word, 8-bit data 4 W16D16 16-bit word, 16-bit data 5 W16D8 16-bit word, 8-bit data 6 W8D8 8-bit word, 8-bit data 7 TIMING No Description 0x058 read-write 0x00000000 0x77770000 TXDELAY TX frame start delay 16 3 read-write DISABLE Disable - TXDELAY in USARTn_CTRL can be used for legacy 0 ONE Start of transmission is delayed for 1 baud-times 1 TWO Start of transmission is delayed for 2 baud-times 2 THREE Start of transmission is delayed for 3 baud-times 3 SEVEN Start of transmission is delayed for 7 baud-times 4 TCMP0 Start of transmission is delayed for TCMPVAL0 baud-times 5 TCMP1 Start of transmission is delayed for TCMPVAL1 baud-times 6 TCMP2 Start of transmission is delayed for TCMPVAL2 baud-times 7 CSSETUP Chip Select Setup 20 3 read-write ZERO CS is not asserted before start of transmission 0 ONE CS is asserted for 1 baud-times before start of transmission 1 TWO CS is asserted for 2 baud-times before start of transmission 2 THREE CS is asserted for 3 baud-times before start of transmission 3 SEVEN CS is asserted for 7 baud-times before start of transmission 4 TCMP0 CS is asserted before the start of transmission for TCMPVAL0 baud-times 5 TCMP1 CS is asserted before the start of transmission for TCMPVAL1 baud-times 6 TCMP2 CS is asserted before the start of transmission for TCMPVAL2 baud-times 7 ICS Inter-character spacing 24 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times before start of transmission 1 TWO Create a space of 2 baud-times before start of transmission 2 THREE Create a space of 3 baud-times before start of transmission 3 SEVEN Create a space of 7 baud-times before start of transmission 4 TCMP0 Create a space of before the start of transmission for TCMPVAL0 baud-times 5 TCMP1 Create a space of before the start of transmission for TCMPVAL1 baud-times 6 TCMP2 Create a space of before the start of transmission for TCMPVAL2 baud-times 7 CSHOLD Chip Select Hold 28 3 read-write ZERO Disable CS being asserted after the end of transmission 0 ONE CS is asserted for 1 baud-times after the end of transmission 1 TWO CS is asserted for 2 baud-times after the end of transmission 2 THREE CS is asserted for 3 baud-times after the end of transmission 3 SEVEN CS is asserted for 7 baud-times after the end of transmission 4 TCMP0 CS is asserted after the end of transmission for TCMPVAL0 baud-times 5 TCMP1 CS is asserted after the end of transmission for TCMPVAL1 baud-times 6 TCMP2 CS is asserted after the end of transmission for TCMPVAL2 baud-times 7 CTRLX No Description 0x05C read-write 0x00000000 0x8000808F DBGHALT Debug halt 0 1 read-write DISABLE Continue to transmit until TX buffer is empty 0 ENABLE Negate RTS to stop link partner's transmission during debug HALT. NOTE** The core clock should be equal to or faster than the peripheral clock; otherwise, each single step could transmit multiple frames instead of just transmitting one frame. 1 CTSINV CTS Pin Inversion 1 1 read-write DISABLE The USn_CTS pin is low true 0 ENABLE The USn_CTS pin is high true 1 CTSEN CTS Function enabled 2 1 read-write DISABLE Ingore CTS 0 ENABLE Stop transmitting when CTS is negated 1 RTSINV RTS Pin Inversion 3 1 read-write DISABLE The USn_RTS pin is low true 0 ENABLE The USn_RTS pin is high true 1 RXPRSEN PRS RX Enable 7 1 read-write CLKPRSEN PRS CLK Enable 15 1 read-write TIMECMP0 No Description 0x060 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 0. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 0 is disabled 0 TXEOF Comparator 0 and timer are started at TX end of frame 1 TXC Comparator 0 and timer are started at TX Complete 2 RXACT Comparator 0 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 0 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 0 20 3 read-write TCMP0 Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event 0 TXST Comparator 0 is disabled at TX start TX Engine 1 RXACT Comparator 0 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 0 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP0 24 1 read-write DISABLE Disable the timer restarting on TCMP0 0 ENABLE Enable the timer restarting on TCMP0 1 TIMECMP1 No Description 0x064 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 1. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 1 is disabled 0 TXEOF Comparator 1 and timer are started at TX end of frame 1 TXC Comparator 1 and timer are started at TX Complete 2 RXACT Comparator 1 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 1 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 1 20 3 read-write TCMP1 Comparator 1 is disabled when the counter equals TCMPVAL and triggers a TCMP1 event 0 TXST Comparator 1 is disabled at TX start TX Engine 1 RXACT Comparator 1 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 1 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP1 24 1 read-write DISABLE Disable the timer restarting on TCMP1 0 ENABLE Enable the timer restarting on TCMP1 1 TIMECMP2 No Description 0x068 read-write 0x00000000 0x017700FF TCMPVAL Timer comparator 2. 0 8 read-write TSTART Timer start source 16 3 read-write DISABLE Comparator 2 is disabled 0 TXEOF Comparator 2 and timer are started at TX end of frame 1 TXC Comparator 2 and timer are started at TX Complete 2 RXACT Comparator 2 and timer are started at RX going going Active (default: low) 3 RXEOF Comparator 2 and timer are started at RX end of frame 4 TSTOP Source used to disable comparator 2 20 3 read-write TCMP2 Comparator 2 is disabled when the counter equals TCMPVAL and triggers a TCMP2 event 0 TXST Comparator 2 is disabled at TX start TX Engine 1 RXACT Comparator 2 is disabled on RX going going Active (default: low) 2 RXACTN Comparator 2 is disabled on RX going Inactive 3 RESTARTEN Restart Timer on TCMP2 24 1 read-write DISABLE Disable the timer restarting on TCMP2 0 ENABLE Enable the timer restarting on TCMP2 1 BURTC_NS 1 BURTC_NS Registers 0x50064000 0x00000000 0x00001000 registers BURTC 18 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN BURTC Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG No Description 0x008 read-write 0x00000000 0x000000F3 DEBUGRUN Debug Mode Run Enable 0 1 read-write X0 BURTC is frozen in debug mode 0 X1 BURTC is running in debug mode 1 COMPTOP Compare Channel is Top Value 1 1 read-write DISABLE The top value of the BURTC is 4294967295 (0xFFFFFFFF) 0 ENABLE The top value of the BURTC is given by COMP 1 CNTPRESC Counter prescaler value. 4 4 read-write DIV1 CLK_CNT = (BURTC LF CLK)/1 0 DIV2 CLK_CNT = (BURTC LF CLK)/2 1 DIV4 CLK_CNT = (BURTC LF CLK)/4 2 DIV8 CLK_CNT = (BURTC LF CLK)/8 3 DIV16 CLK_CNT = (BURTC LF CLK)/16 4 DIV32 CLK_CNT = (BURTC LF CLK)/32 5 DIV64 CLK_CNT = (BURTC LF CLK)/64 6 DIV128 CLK_CNT = (BURTC LF CLK)/128 7 DIV256 CLK_CNT = (BURTC LF CLK)/256 8 DIV512 CLK_CNT = (BURTC LF CLK)/512 9 DIV1024 CLK_CNT = (BURTC LF CLK)/1024 10 DIV2048 CLK_CNT = (BURTC LF CLK)/2048 11 DIV4096 CLK_CNT = (BURTC LF CLK)/4096 12 DIV8192 CLK_CNT = (BURTC LF CLK)/8192 13 DIV16384 CLK_CNT = (BURTC LF CLK)/16384 14 DIV32768 CLK_CNT = (BURTC LF CLK)/32768 15 CMD No Description 0x00C write-only 0x00000000 0x00000003 START Start BURTC counter 0 1 write-only STOP Stop BURTC counter 1 1 write-only STATUS No Description 0x010 read-only 0x00000000 0x00000003 RUNNING BURTC running status 0 1 read-only LOCK Configuration Lock Status 1 1 read-only UNLOCKED All BURTC lockable registers are unlocked. 0 LOCKED All BURTC lockable registers are locked. 1 IF No Description 0x014 read-write 0x00000000 0x00000003 OF Overflow Interrupt Flag 0 1 read-write COMP Compare Match Interrupt Flag 1 1 read-write IEN No Description 0x018 read-write 0x00000000 0x00000003 OF Overflow Interrupt Flag 0 1 read-write COMP Compare Match Interrupt Flag 1 1 read-write PRECNT No Description 0x01C read-write 0x00000000 0x00007FFF PRECNT Pre-Counter Value 0 15 read-write CNT No Description 0x020 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write EM4WUEN No Description 0x024 read-write 0x00000000 0x00000003 OFEM4WUEN Overflow EM4 Wakeup Enable 0 1 read-write COMPEM4WUEN Compare Match EM4 Wakeup Enable 1 1 read-write SYNCBUSY No Description 0x028 read-only 0x00000000 0x0000001F START Sync busy for START 0 1 read-only STOP Sync busy for STOP 1 1 read-only PRECNT Sync busy for PRECNT 2 1 read-only CNT Sync busy for CNT 3 1 read-only COMP Sync busy for COMP 4 1 read-only LOCK No Description 0x02C write-only 0x0000AEE8 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unlock all BURTC lockable registers 44776 COMP No Description 0x030 read-write 0x00000000 0xFFFFFFFF COMP Compare Value 0 32 read-write I2C1_NS 0 I2C1_NS Registers 0x50068000 0x00000000 0x00001000 registers I2C1 29 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN module enable 0 1 read-write DISABLE Disable Peripheral Clock 0 ENABLE Enable Peripheral Clock 1 CTRL No Description 0x008 read-write 0x00000000 0x0037B3FF CORERST Soft Reset the internal state registers 0 1 read-write DISABLE No change to internal state registers 0 ENABLE Reset the internal state registers 1 SLAVE Addressable as Follower 1 1 read-write DISABLE All addresses will be responded to with a NACK 0 ENABLE Addresses matching the programmed follower address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK. 1 AUTOACK Automatic Acknowledge 2 1 read-write DISABLE Software must give one ACK command for each ACK transmitted on the I2C bus. 0 ENABLE Addresses that are not automatically NACK'ed, and all data is automatically acknowledged. 1 AUTOSE Automatic STOP when Empty 3 1 read-write DISABLE A stop must be sent manually when no more data is to be transmitted. 0 ENABLE The leader automatically sends a STOP when no more data is available for transmission. 1 AUTOSN Automatic STOP on NACK 4 1 read-write DISABLE Stop is not automatically sent if a NACK is received from a follower. 0 ENABLE The leader automatically sends a STOP if a NACK is received from a follower. 1 ARBDIS Arbitration Disable 5 1 read-write DISABLE When a device loses arbitration, the ARBIF interrupt flag is set and the bus is released. 0 ENABLE When a device loses arbitration, the ARBIF interrupt flag is set, but communication proceeds. 1 GCAMEN General Call Address Match Enable 6 1 read-write DISABLE General call address will be NACK'ed if it is not included by the follower address and address mask. 0 ENABLE When a general call address is received, a software response is required 1 TXBIL TX Buffer Interrupt Level 7 1 read-write EMPTY TXBL status and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALF_FULL TXBL status and the TXBL interrupt flag are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full 1 CLHR Clock Low High Ratio 8 2 read-write STANDARD Nlow=4 and Nhigh=4, and the Nlow:Nhigh ratio is 4:4 0 ASYMMETRIC Nlow=6 and Nhigh=3, and the Nlow:Nhigh ratio is 6:3 1 FAST Nlow=11 and Nhigh=6, and the Nlow:Nhigh ratio is 11:6 2 BITO Bus Idle Timeout 12 2 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 GIBITO Go Idle on Bus Idle Timeout 15 1 read-write DISABLE A bus idle timeout has no effect on the bus state. 0 ENABLE A bus idle timeout tells the I2C module that the bus is idle, allowing new transfers to be initiated. 1 CLTO Clock Low Timeout 16 3 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 I2C320PCC Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout. 4 I2C1024PCC Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout. 5 SCLMONEN SCL Monitor Enable 20 1 read-write DISABLE Disable SCL monitor 0 ENABLE Enable SCL monitor 1 SDAMONEN SDA Monitor Enable 21 1 read-write DISABLE Disable SDA Monitor 0 ENABLE Enable SDA Monitor 1 CMD No Description 0x00C write-only 0x00000000 0x000000FF START Send start condition 0 1 write-only STOP Send stop condition 1 1 write-only ACK Send ACK 2 1 write-only NACK Send NACK 3 1 write-only CONT Continue transmission 4 1 write-only ABORT Abort transmission 5 1 write-only CLEARTX Clear TX 6 1 write-only CLEARPC Clear Pending Commands 7 1 write-only STATE No Description 0x010 read-only 0x00000001 0x000000FF BUSY Bus Busy 0 1 read-only MASTER Leader 1 1 read-only TRANSMITTER Transmitter 2 1 read-only NACKED Nack Received 3 1 read-only BUSHOLD Bus Held 4 1 read-only STATE Transmission State 5 3 read-only IDLE No transmission is being performed. 0 WAIT Waiting for idle. Will send a start condition as soon as the bus is idle. 1 START Start transmit phase 2 ADDR Address transmit or receive phase 3 ADDRACK Address ack/nack transmit or receive phase 4 DATA Data transmit or receive phase 5 DATAACK Data ack/nack transmit or receive phase 6 STATUS No Description 0x014 read-only 0x00000080 0x00000FFF PSTART Pending START 0 1 read-only PSTOP Pending STOP 1 1 read-only PACK Pending ACK 2 1 read-only PNACK Pending NACK 3 1 read-only PCONT Pending continue 4 1 read-only PABORT Pending abort 5 1 read-only TXC TX Complete 6 1 read-only TXBL TX Buffer Level 7 1 read-only RXDATAV RX Data Valid 8 1 read-only RXFULL RX FIFO Full 9 1 read-only TXBUFCNT TX Buffer Count 10 2 read-only CLKDIV No Description 0x018 read-write 0x00000000 0x000001FF DIV Clock Divider 0 9 read-write SADDR No Description 0x01C read-write 0x00000000 0x000000FE ADDR Follower address 1 7 read-write SADDRMASK No Description 0x020 read-write 0x00000000 0x000000FE SADDRMASK Follower Address Mask 1 7 read-write RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLE No Description 0x028 read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAP No Description 0x02C read-only 0x00000000 0x000000FF RXDATAP RX Data Peek 0 8 read-only RXDOUBLEP No Description 0x030 read-only 0x00000000 0x0000FFFF RXDATAP0 RX Data 0 Peek 0 8 read-only RXDATAP1 RX Data 1 Peek 8 8 read-only TXDATA No Description 0x034 write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLE No Description 0x038 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x03C read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write IEN No Description 0x040 read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write SYSCFG_NS_CFGNS 2 SYSCFG_NS_CFGNS Registers 0x50078000 0x00000000 0x00001000 registers SYSCFG 20 SW0 57 SW1 58 SW2 59 SW3 60 CFGNSTCALIB Configure to define the system tick for the M33. 0x01C read-write 0x01004A37 0x03FFFFFF TENMS Ten Milliseconds 0 24 read-write SKEW Skew 24 1 read-write NOREF No Reference 25 1 read-write REF Reference clock is implemented 0 NOREF Reference clock is not implemented 1 ROOTNSDATA0 Generic data space for user to pass to root, e.g., address of struct in mem 0x600 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTNSDATA1 Generic data space for user to pass to root, e.g., address of struct in mem 0x604 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write SYSCFG_NS 2 SYSCFG_NS Registers 0x5007C000 0x00000000 0x00001000 registers SYSCFG 20 SW0 57 SW1 58 SW2 59 SW3 60 IPVERSION No Description 0x004 read-only 0x00000002 0xFFFFFFFF IPVERSION New BitField 0 32 read-only IF Read to get system status. 0x008 read-write 0x00000000 0x33003F0F SW0 Software Interrupt Flag 0 1 read-write SW1 Software Interrupt Flag 1 1 read-write SW2 Software Interrupt Flag 2 1 read-write SW3 Software Interrupt Flag 3 1 read-write FPIOC FPU Invalid Operation interrupt flag 8 1 read-write FPDZC FPU Divide by zero interrupt flag 9 1 read-write FPUFC FPU Underflow interrupt flag 10 1 read-write FPOFC FPU Overflow interrupt flag 11 1 read-write FPIDC FPU Input denormal interrupt flag 12 1 read-write FPIXC FPU Inexact interrupt flag 13 1 read-write SEQRAMERR1B SEQRAM Error 1-bit Interrupt Flag 24 1 read-write SEQRAMERR2B SEQRAM Error 2-bit Interrupt Flag 25 1 read-write FRCRAMERR1B FRCRAM Error 1-bit Interrupt Flag 28 1 read-write FRCRAMERR2B FRCRAM Error 2-bit Interrupt Flag 29 1 read-write IEN Write to enable interrupts. 0x00C read-write 0x00000000 0x33003F0F SW0 Software Interrupt Enable 0 1 read-write SW1 Software Interrupt Enable 1 1 read-write SW2 Software Interrupt Enable 2 1 read-write SW3 Software Interrupt Enable 3 1 read-write FPIOC FPU Invalid Operation Interrupt Enable 8 1 read-write FPDZC FPU Divide by zero Interrupt Enable 9 1 read-write FPUFC FPU Underflow Interrupt Enable 10 1 read-write FPOFC FPU Overflow Interrupt Enable 11 1 read-write FPIDC FPU Input denormal Interrupt Enable 12 1 read-write FPIXC FPU Inexact Interrupt Enable 13 1 read-write SEQRAMERR1B SEQRAM Error 1-bit Interrupt Enable 24 1 read-write SEQRAMERR2B SEQRAM Error 2-bit Interrupt Enable 25 1 read-write FRCRAMERR1B FRCRAM Error 1-bit Interrupt Enable 28 1 read-write FRCRAMERR2B FRCRAM Error 2-bit Interrupt Enable 29 1 read-write CHIPREVHW Read to get the hard-wired chip revision. 0x014 read-write 0x00000E01 0xFF0FFFFF MAJOR Hardwired Chip Revision Major value 0 6 read-write FAMILY Hardwired Chip Family value 6 6 read-write MINOR Hardwired Chip Revision Minor value 12 8 read-write CHIPREV Read to get the chip revision programmed by feature configuration. 0x018 read-write 0x00000000 0x000FFFFF MAJOR Chip Revision Major value 0 6 read-write FAMILY Chip Family value 6 6 read-write MINOR Chip Revision Minor value 12 8 read-write CFGSYSTIC Configure the source of the system tick for the M33. 0x024 read-write 0x00000000 0x00000001 SYSTICEXTCLKEN SysTick External Clock Enable 0 1 read-write CTRL Configure to provide general RAM configuration. 0x200 read-write 0x00000023 0x00000023 ADDRFAULTEN Invalid Address Bus Fault Response Enabl 0 1 read-write CLKDISFAULTEN Disabled Clkbus Bus Fault Enable 1 1 read-write RAMECCERRFAULTEN Two bit ECC error bus fault response ena 5 1 read-write DMEM0RETNCTRL Configure to provide general RAM retention configuration. 0x208 read-write 0x00000000 0x00000007 RAMRETNCTRL DMEM0 blockset retention control 0 3 read-write ALLON None of the RAM blocks powered down 0 BLK3 Power down RAM block 3 (address range 0x2000C000-0x20010000) 4 BLK2TO3 Power down RAM blocks 3 and above (address range 0x20008000-0x20010000) 6 BLK1TO3 Power down RAM blocks 1 and above (address range 0x20004000-0x20010000) 7 RAMBIASCONF Configure RAM bias configure bits. 0x30C read-write 0x00000002 0x0000000F RAMBIASCTRL RAM Bias Control 0 4 read-write No None 0 VSB100 Voltage Source Bias 100mV 1 VSB200 Voltage Source Bias 200mV 2 VSB300 Voltage Source Bias 300mV 4 VSB400 Voltage Source Bias 400mV 8 ICACHERAMRETNCTRL Configure Host ICACHERAM retention configuration. 0x418 read-write 0x00000000 0x00000001 RAMRETNCTRL ICACHERAM Retention control 0 1 read-write ALLON None of the Host ICACHE RAM blocks powered down 0 ALLOFF Power down all Host ICACHE RAM blocks 1 DMEM0PORTMAPSEL Configure DMEM0 port remap selection. 0x41C read-write 0x00000013 0x0000001F LDMAPORTSEL LDMA portmap selection 0 1 read-write SRWAESPORTSEL SRWAES portmap selection 1 1 read-write AHBSRWPORTSEL AHBSRW portmap selection 2 1 read-write SRWECA0PORTSEL SRWECA0 portmap selection 3 1 read-write SRWECA1PORTSEL SRWECA1 portmap selection 4 1 read-write ROOTDATA0 Generic data space for user to pass to root, e.g., address of struct in mem 0x600 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTDATA1 Generic data space for user to pass to root, e.g., address of struct in mem 0x604 read-write 0x00000000 0xFFFFFFFF DATA Data 0 32 read-write ROOTLOCKSTATUS This register returns the status of the SE managed locks. 0x608 read-only 0x007F0107 0x807F0107 BUSLOCK Bus Lock 0 1 read-only REGLOCK Register Lock 1 1 read-only MFRLOCK Manufacture Lock 2 1 read-only ROOTDBGLOCK Root Debug Lock 8 1 read-only USERDBGAPLOCK User Debug Access Port Lock 16 1 read-only USERDBGLOCK User Invasive Debug Lock 17 1 read-only USERNIDLOCK User Non-invasive Debug Lock 18 1 read-only USERSPIDLOCK User Secure Invasive Debug Lock 19 1 read-only USERSPNIDLOCK User Secure Non-invasive Debug Lock 20 1 read-only EFUSEUNLOCKED E-Fuse Unlocked 31 1 read-only ROOTSESWVERSION SE Software version 0x60C read-write 0x00000000 0xFFFFFFFF SWVERSION SW Version 0 32 read-write BURAM_NS 0 BURAM_NS Registers 0x50080000 0x00000000 0x00001000 registers RET0_REG No Description 0x000 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET1_REG No Description 0x004 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET2_REG No Description 0x008 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET3_REG No Description 0x00C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET4_REG No Description 0x010 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET5_REG No Description 0x014 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET6_REG No Description 0x018 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET7_REG No Description 0x01C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET8_REG No Description 0x020 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET9_REG No Description 0x024 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET10_REG No Description 0x028 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET11_REG No Description 0x02C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET12_REG No Description 0x030 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET13_REG No Description 0x034 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET14_REG No Description 0x038 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET15_REG No Description 0x03C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET16_REG No Description 0x040 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET17_REG No Description 0x044 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET18_REG No Description 0x048 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET19_REG No Description 0x04C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET20_REG No Description 0x050 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET21_REG No Description 0x054 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET22_REG No Description 0x058 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET23_REG No Description 0x05C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET24_REG No Description 0x060 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET25_REG No Description 0x064 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET26_REG No Description 0x068 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET27_REG No Description 0x06C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET28_REG No Description 0x070 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET29_REG No Description 0x074 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET30_REG No Description 0x078 read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write RET31_REG No Description 0x07C read-write 0x00000000 0xFFFFFFFF RETREG Latch based Retention register 0 32 read-write GPCRC_NS 0 GPCRC_NS Registers 0x50088000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN CRC Enable 0 1 read-write DISABLE Disable CRC function. Reordering functions are still available. Only BITREVERSE and BYTEREVERSE bits are configurable in this mode. 0 ENABLE Writes to INPUTDATA registers will result in CRC operations. 1 CTRL No Description 0x008 read-write 0x00000000 0x00002710 POLYSEL Polynomial Select 4 1 read-write CRC32 CRC-32 (0x04C11DB7) polynomial selected 0 CRC16 16-bit CRC programmable polynomial selected 1 BYTEMODE Byte Mode Enable 8 1 read-write BITREVERSE Byte-level Bit Reverse Enable 9 1 read-write NORMAL No reverse 0 REVERSED Reverse bit order in each byte 1 BYTEREVERSE Byte Reverse Mode 10 1 read-write NORMAL No reverse: B3, B2, B1, B0 0 REVERSED Reverse byte order. For 32-bit: B0, B1, B2, B3; For 16-bit: 0, 0, B0, B1 1 AUTOINIT Auto Init Enable 13 1 read-write CMD No Description 0x00C write-only 0x00000000 0x80000001 INIT Initialization Enable 0 1 write-only INIT No Description 0x010 read-write 0x00000000 0xFFFFFFFF INIT CRC Initialization Value 0 32 read-write POLY No Description 0x014 read-write 0x00000000 0x0000FFFF POLY CRC Polynomial Value 0 16 read-write INPUTDATA No Description 0x018 write-only 0x00000000 0xFFFFFFFF INPUTDATA Input Data for 32-bit 0 32 write-only INPUTDATAHWORD No Description 0x01C write-only 0x00000000 0x0000FFFF INPUTDATAHWORD Input Data for 16-bit 0 16 write-only INPUTDATABYTE No Description 0x020 write-only 0x00000000 0x000000FF INPUTDATABYTE Input Data for 8-bit 0 8 write-only DATA No Description 0x024 read-only 0x00000000 0xFFFFFFFF DATA CRC Data Register 0 32 read-only DATAREV No Description 0x028 read-only 0x00000000 0xFFFFFFFF DATAREV Data Reverse Value 0 32 read-only DATABYTEREV No Description 0x02C read-only 0x00000000 0xFFFFFFFF DATABYTEREV Data Byte Reverse Value 0 32 read-only DCDC_NS 1 DCDC_NS Registers 0x50094000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only CTRL Control 0x004 read-write 0x00000100 0x800001F1 MODE DCDC/Bypass Mode Control 0 1 read-write BYPASS DCDC is OFF, bypass switch is enabled 0 DCDCREGULATION Request DCDC regulation, bypass switch disabled 1 IPKTMAXCTRL Ton_max timeout control 4 5 read-write EM01CTRL0 EM01 Configurations 0x008 read-write 0x00000109 0x0000030F IPKVAL EM01 Peak Current Setting 0 4 read-write Load36mA Ipeak = 90mA, IL = 36mA 3 Load40mA Ipeak = 100mA, IL = 40mA 4 Load44mA Ipeak = 110mA, IL = 44mA 5 Load48mA Ipeak = 120mA, IL = 48mA 6 Load52mA Ipeak = 130mA, IL = 52mA 7 Load56mA Ipeak = 140mA, IL = 56mA 8 Load60mA Ipeak = 150mA, IL = 60mA 9 DRVSPEED EM01 Drive Speed Setting 8 2 read-write BEST_EMI Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting 0 DEFAULT_SETTING Default Efficiency, Acceptable EMI level 1 INTERMEDIATE Small increase in efficiency from the default setting 2 BEST_EFFICIENCY Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting 3 EM23CTRL0 EM23 Configurations 0x010 read-write 0x00000103 0x0000030F IPKVAL EM23 Peak Current Setting 0 4 read-write Load36mA Ipeak = 90mA, IL = 36mA 3 Load40mA Ipeak = 100mA, IL = 40mA 4 Load44mA Ipeak = 110mA, IL = 44mA 5 Load48mA Ipeak = 120mA, IL = 48mA 6 Load52mA Ipeak = 130mA, IL = 52mA 7 Load56mA Ipeak = 140mA, IL = 56mA 8 Load60mA Ipeak = 150mA, IL = 60mA 9 DRVSPEED EM23 Drive Speed Setting 8 2 read-write BEST_EMI Lowest Efficiency, Lowest EMI.. Small decrease in efficiency from default setting 0 DEFAULT_SETTING Default Efficiency, Acceptable EMI level 1 INTERMEDIATE Small increase in efficiency from the default setting 2 BEST_EFFICIENCY Highest Efficiency, Highest EMI.. Small increase in efficiency from INTERMEDIATE setting 3 PFMXCTRL PFMX Control Register 0x020 read-write 0x00000B0C 0x00001F0F IPKVAL PFMX mode Peak Current Setting 0 4 read-write IPKTMAXCTRL Ton_max timeout control 8 5 read-write IF Interrupt Flags 0x028 read-write 0x00000000 0x000003FF BYPSW Bypass Switch Enabled 0 1 read-write WARM DCDC Warmup Time Done 1 1 read-write RUNNING DCDC Running 2 1 read-write VREGINLOW VREGIN below threshold 3 1 read-write VREGINHIGH VREGIN above threshold 4 1 read-write REGULATION DCDC in regulation 5 1 read-write TMAX Ton_max Timeout Reached 6 1 read-write EM4ERR EM4 Entry Request Error 7 1 read-write PPMODE Entered Pulse Pairing mode 8 1 read-write PFMXMODE Entered PFMX mode 9 1 read-write IEN Interrupt Enable 0x02C read-write 0x00000000 0x000003FF BYPSW Bypass Switch Enabled Interrupt Enable 0 1 read-write WARM DCDC Warmup Time Done Interrupt Enable 1 1 read-write RUNNING DCDC Running Interrupt Enable 2 1 read-write VREGINLOW VREGIN below threshold Interrupt Enable 3 1 read-write VREGINHIGH VREGIN above threshold Interrupt Enable 4 1 read-write REGULATION DCDC in Regulation Interrupt Enable 5 1 read-write TMAX Ton_max Timeout Interrupt Enable 6 1 read-write EM4ERR EM4 Entry Req Interrupt Enable 7 1 read-write PPMODE Pulse Pairing Mode Interrupt Enable 8 1 read-write PFMXMODE PFMX Mode Interrupt Enable 9 1 read-write STATUS DCDC Status Register 0x030 read-only 0x00000000 0x0000071F BYPSW Bypass Switch is currently enabled 0 1 read-only WARM DCDC Warmup Done 1 1 read-only RUNNING DCDC is running 2 1 read-only VREGIN VREGIN comparator status 3 1 read-only BYPCMPOUT Bypass Comparator Output 4 1 read-only PPMODE DCDC in pulse-pairing mode 8 1 read-only PFMXMODE DCDC in PFMX mode 9 1 read-only SYNCBUSY Syncbusy Status Register 0x034 read-only 0x00000000 0x000000FF CTRL CTRL Sync Busy Status 0 1 read-only EM01CTRL0 EM01CTRL0 Sync Busy Status 1 1 read-only EM01CTRL1 EM01CTRL1 Sync Bust Status 2 1 read-only EM23CTRL0 EM23CTRL0 Sync Busy Status 3 1 read-only PFMXCTRL PFMXCTRL Sync Busy Status 7 1 read-only LOCK No Description 0x040 write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCKKEY 43981 LOCKSTATUS No Description 0x044 read-only 0x00000000 0x00000001 LOCK Lock Status 0 1 read-only UNLOCKED Unlocked State 0 LOCKED LOCKED STATE 1 HOSTMAILBOX_NS 0 HOSTMAILBOX_NS Registers 0x50098000 0x00000000 0x00001000 registers MSGPTR0 No Description 0x000 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR1 No Description 0x004 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR2 No Description 0x008 read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write MSGPTR3 No Description 0x00C read-write 0x00000000 0xFFFFFFFF PTR Pointer 0 32 read-write IF No Description 0x040 read-write 0x00000000 0x0000000F MBOXIF0 Mailbox Interupt Flag 0 1 read-write MBOXIF1 Mailbox Interupt Flag 1 1 read-write MBOXIF2 Mailbox Interupt Flag 2 1 read-write MBOXIF3 Mailbox Interupt Flag 3 1 read-write IEN No Description 0x044 read-write 0x00000000 0x0000000F MBOXIEN0 Mailbox Interrupt Enable 0 1 read-write MBOXIEN1 Mailbox Interrupt Enable 1 1 read-write MBOXIEN2 Mailbox Interrupt Enable 2 1 read-write MBOXIEN3 Mailbox Interrupt Enable 3 1 read-write EUSART1_NS 1 EUSART1_NS Registers 0x500A0000 0x00000000 0x00001000 registers EUSART1_RX 13 EUSART1_TX 14 EUSART2_RX 15 EUSART2_TX 16 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF887F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030C3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030C3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only EUSART2_NS 1 EUSART2_NS Registers 0x500A4000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF887F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030C3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030C3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only SYSRTC0_NS 1 SYSRTC0_NS Registers 0x500A8000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP VERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN SYSRTC Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000000 0x00000001 DEBUGRUN Debug Mode Run Enable 0 1 read-write DISABLE SYSRTC is frozen in debug mode 0 ENABLE SYSRTC is running in debug mode 1 CMD No Description 0x010 write-only 0x00000000 0x00000003 START Start SYSRTC 0 1 write-only STOP Stop SYSRTC 1 1 write-only STATUS No Description 0x014 read-only 0x00000000 0x00000007 RUNNING SYSRTC running status 0 1 read-only LOCKSTATUS Lock Status 1 1 read-only UNLOCKED SYSRTC registers are unlocked 0 LOCKED SYSRTC registers are locked 1 CNT No Description 0x018 read-write 0x00000000 0xFFFFFFFF CNT Counter Value 0 32 read-write SYNCBUSY No Description 0x01C read-only 0x00000000 0x0000000F START Sync busy for START bitfield 0 1 read-only STOP Sync busy for STOP bitfield 1 1 read-only CNT Sync busy for CNT bitfield 2 1 read-only LOCK No Description 0x020 write-only 0x00000000 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unlock SYSRTC lockable registers 18294 GRP0_IF No Description 0x040 read-write 0x00000000 0x0000000F OVF Overflow Interrupt Flag 0 1 read-write CMP0 Compare 0 Interrupt Flag 1 1 read-write CMP1 Compare 1 Interrupt Flag 2 1 read-write CAP0 Capture 0 Interrupt Flag 3 1 read-write GRP0_IEN No Description 0x044 read-write 0x00000000 0x0000000F OVF Overflow Interrupt Enable 0 1 read-write CMP0 Compare 0 Interrupt Enable 1 1 read-write CMP1 Compare 1 Interrupt Enable 2 1 read-write CAP0 Capture 0 Interrupt Enable 3 1 read-write GRP0_CTRL No Description 0x048 read-write 0x00000000 0x000007FF CMP0EN Compare 0 Enable 0 1 read-write CMP1EN Compare 1 Enable 1 1 read-write CAP0EN Capture 0 Enable 2 1 read-write CMP0CMOA Compare 0 Compare Match Output Action 3 3 read-write CLEAR Cleared on the next cycle 0 SET Set on the next cycle 1 PULSE Set on the next cycle, cleared on the cycle after 2 TOGGLE Inverted on the next cycle 3 CMPIF Export this channel's CMP IF 4 CMP1CMOA Compare 1 Compare Match Output Action 6 3 read-write CLEAR Cleared on the next cycle 0 SET Set on the next cycle 1 PULSE Set on the next cycle, cleared on the cycle after 2 TOGGLE Inverted on the next cycle 3 CMPIF Export this channel's CMP IF 4 CAP0EDGE Capture 0 Edge Select 9 2 read-write RISING Rising edges detected 0 FALLING Falling edges detected 1 BOTH Both edges detected 2 GRP0_CMP0VALUE No Description 0x04C read-write 0x00000000 0xFFFFFFFF CMP0VALUE Compare 0 Value 0 32 read-write GRP0_CMP1VALUE No Description 0x050 read-write 0x00000000 0xFFFFFFFF CMP1VALUE Compare 1 Value 0 32 read-write GRP0_CAP0VALUE No Description 0x054 read-only 0x00000000 0xFFFFFFFF CAP0VALUE Capture 0 Value 0 32 read-only GRP0_SYNCBUSY No Description 0x058 read-only 0x00000000 0x00000007 CTRL Sync busy for CTRL register 0 1 read-only CMP0VALUE Sync busy for CMP0VALUE register 1 1 read-only CMP1VALUE Sync busy for CMP1VALUE register 2 1 read-only LCD_NS 1 LCD_NS Registers 0x500AC000 0x00000000 0x00001000 registers LCD 72 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CTRL No Description 0x00C read-write 0x00100000 0x7F1D0006 UDCTRL Update Data Control 1 2 read-write REGULAR The data transfer is controlled by SW. Transfer is performed as soon as possible on the next CTRL.PRESCALE clock 0 FRAMESTART Data is loaded continuously at every frame start 1 FCEVENT The data transfer is done at the next Frame Counter event 2 DISPLAYEVENT The data transfer is done at the next Display Counter event 3 DSC Direct Segment Control 16 1 read-write DISABLE DSC disable 0 ENABLE DSC enable 1 WARMUPDLY Warmup Delay 18 3 read-write WARMUP1 1mswarm up 0 WARMUP31 31ms warm up 1 WARMUP63 62ms warm up 2 WARMUP125 125ms warm up 3 WARMUP250 250ms warm up 4 WARMUP500 500ms warm up 5 WARMUP1000 1000ms warm up 6 WARMUP2000 2000ms warm up 7 PRESCALE Presclae 24 7 read-write CMD No Description 0x010 write-only 0x00000000 0x00000003 LOAD Load command 0 1 write-only CLEAR Clear command 1 1 write-only DISPCTRL No Description 0x014 read-write 0x00100000 0x03700017 MUX Mux Configuration 0 3 read-write STATIC Static 0 DUPLEX Duplex 1 TRIPLEX Triplex 2 QUADRUPLEX Quadruplex 3 WAVE Waveform Selection 4 1 read-write TYPEB Type B waveform 0 TYPEA Type A waveform 1 CHGRDST Charge Redistribution Cycles 20 3 read-write DISABLE Disable charge redistribution. 0 ONE Use 1 prescaled low frequency clock cycle for charge redistribution. 1 TWO Use 2 prescaled low frequency clock cycles for charge redistribution. 2 THREE Use 3 prescaled low frequency clock cycles for charge redistribution. 3 FOUR Use 4 prescaled low frequency clock cycles for charge redistribution. 4 BIAS Bias Configuration 24 2 read-write STATIC Static 0 ONEHALF 1/2 Bias 1 ONETHIRD 1/3 Bias 2 ONEFOURTH 1/4 Bias 3 BACFG No Description 0x018 read-write 0x00000007 0x00FF0007 ASTATETOP ASTATE top cnt 0 3 read-write FCPRESC Frame Counter Prescaler 16 2 read-write DIV1 every frame clock 0 DIV2 every 2nd frame clock 1 DIV4 every 4th frame clock 2 DIV8 every 8th frame clock 3 FCTOP Frame Counter Top 18 6 read-write BACTRL No Description 0x01C read-write 0x00000000 0x100003FF BLINKEN Blink Enable 0 1 read-write BLANK Blank Display 1 1 read-write DISABLE Display is not "blanked" 0 ENABLE Display is "blanked" 1 AEN Animation Enable 2 1 read-write AREGASC Animate Register A Shift Control 3 2 read-write NOSHIFT No Shift operation on Animation Register A 0 SHIFTLEFT Animation Register A is shifted left 1 SHIFTRIGHT Animation Register A is shifted right 2 AREGBSC Animate Register B Shift Control 5 2 read-write NOSHIFT No Shift operation on Animation Register B 0 SHIFTLEFT Animation Register B is shifted left 1 SHIFTRIGHT Animation Register B is shifted right 2 ALOGSEL Animate Logic Function Select 7 1 read-write AND AREGA and AREGB AND'ed 0 OR AREGA and AREGB OR'ed 1 FCEN Frame Counter Enable 8 1 read-write DISPLAYCNTEN Display Counter Enable 9 1 read-write DISABLE Disable the display counter 0 ENABLE Enable the display counter 1 ALOC Animation Location 28 1 read-write SEG0TO7 Animation appears on segments 0 to 7 0 SEG8TO15 Animation appears on segments 8 to 15 1 STATUS No Description 0x020 read-only 0x00000000 0x0000090F ASTATE Current Animation State 0 4 read-only BLINK Blink State 8 1 read-only LOADBUSY Load Synchronization is busy 11 1 read-only AREGA No Description 0x024 read-write 0x00000000 0x000000FF AREGA Animation Register A Data 0 8 read-write AREGB No Description 0x028 read-write 0x00000000 0x000000FF AREGB Animation Register B Data 0 8 read-write IF No Description 0x02C read-write 0x00000000 0x00000007 FC Frame Counter 0 1 read-write DISPLAY Display Update Event 1 1 read-write SYNCBUSYDONE Synchronization is Done 2 1 read-write IEN No Description 0x030 read-write 0x00000000 0x00000007 FC Frame Counter 0 1 read-write DISPLAY Display Update Event 1 1 read-write SYNCBUSYDONE Sync Busy Done 2 1 read-write BIASCTRL No Description 0x034 read-write 0x001F0000 0xC45F137F RESISTOR Resistor strength 0 4 read-write BUFDRV Buffer Drive Strength 4 3 read-write BUFBIAS Buffer Bias Setting 8 2 read-write MODE Mode Setting 12 1 read-write STEPDOWN Use step down control with VLCD less than VDDX. Use VLCD[4:0] to control VLCD level, and use SPEED to adjust VLCD drive strength. 0 CHARGEPUMP Use the charge pump to pump VLCD above VDDX. 1 VLCD VLCD voltage level 16 5 read-write VDDXSEL VDDX select 22 1 read-write DVDD Connect charge pump to digital DVDD supply 0 AVDD Connect charge pump to analog AVDD supply 1 LCDGATE LCD Gate 26 1 read-write UNGATE LCD BIAS voltages driven onto pins. 0 GATE LCD BIAS MUX tristated at the pins. 1 DMAMODE DMA Mode 30 2 read-write DMADISABLE No DMA requests are generated 0 DMAFC DMA request on frame counter event. This will also start a DMA transfer during EM23. 1 DMADISPLAY DMA request on display counter event. This will also start a DMA transfer during EM23. 2 DISPCTRLX No Description 0x038 read-write 0x00000000 0x000003FF DISPLAYDIV Display Divider 0 10 read-write SEGD0 No Description 0x040 read-write 0x00000000 0x000FFFFF SEGD0 COM0 Segment Data Low 0 20 read-write SEGD1 No Description 0x048 read-write 0x00000000 0x000FFFFF SEGD1 COM1 Segment Data Low 0 20 read-write SEGD2 No Description 0x050 read-write 0x00000000 0x000FFFFF SEGD2 COM2 Segment Data Low 0 20 read-write SEGD3 No Description 0x058 read-write 0x00000000 0x000FFFFF SEGD3 COM3 Segment Data Low 0 20 read-write UPDATECTRL No Description 0x0C0 read-write 0x00000000 0x0001E100 AUTOLOAD Auto Load 8 1 read-write MANUAL CLK_BUS register to CLK_PER register loads must be done manually with a write to CMD.LOAD. 0 AUTO CLK_BUS register to CLK_PER register loads will be started automatically after a write to the register in UPDATECTRL.LOADADDR is detected. 1 LOADADDR Load Address 13 4 read-write BACTRLWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to BACTRL. Use with UPDATECTRL.AUTOLOAD 0 AREGAWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to AREGA. Use with UPDATECTRL.AUTOLOAD 1 AREGBWR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to AREGB. Use with UPDATECTRL.AUTOLOAD 2 SEGD0WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD0. Use with UPDATECTRL.AUTOLOAD 3 SEGD1WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD1. Use with UPDATECTRL.AUTOLOAD 4 SEGD2WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD2. Use with UPDATECTRL.AUTOLOAD 5 SEGD3WR Starts synchronizing registers from CLK_BUS to CLK_PER after a write to SEGD3. Use with UPDATECTRL.AUTOLOAD 6 FRAMERATE No Description 0x0F0 read-write 0x00000000 0x000001FF FRDIV Frame Rate Divider 0 9 read-write KEYSCAN_NS 1 KEYSCAN_NS Registers 0x500B0000 0x00000000 0x00001000 registers KEYSCAN 73 IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN Enable 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Stops clocking and resets peripheral core logic. 0 ENABLE Enables clocking, and begins scanning if CFG.AUTOSTART is 0x1. 1 DISABLING Disablement busy status 1 1 read-only SWRST Software Reset 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG Config 0x00C read-write 0x2501387F 0x7753FFFF CLKDIV Clock Divider 0 18 read-write SINGLEPRESS Single Press 20 1 read-write MULTIPRESS After KEYIF is set and then cleared, scanning will continue. This can give multiple interrupts for the same key press, but allow multiple key presses to be detected. To use this mode for multi-key detection, the ISR should update a section of memory of COLNUM bytes on each interrupt, until key release is detected. After key release, the section of memory where key presses are recorded can be processed. 0 SINGLEPRESS After KEYIF has been set and cleared, it will not set again until no key press is detected. This allows faster response since the ISR can start processing data as soon as the KEYIF is set. 1 AUTOSTART Automatically Start 22 1 read-write AUTOSTARTDIS Auto start is disabled 0 AUTOSTARTEN Auto start is enabled 1 NUMROWS Number of Rows 24 3 read-write RSV1 1 Row is not supported; defaults to 3 instead 0 RSV2 2 Rows are not supported; defaults to 3 instead 1 ROW3 3 Rows 2 ROW4 4 Rows 3 ROW5 5 Rows 4 ROW6 6 Rows 5 NUMCOLS Number of Columns 28 3 read-write CMD Command 0x010 write-only 0x00000000 0x00000003 KEYSCANSTART Keyscan Start 0 1 write-only KEYSCANSTOP Keyscan Stop 1 1 write-only DELAY Delay 0x014 read-write 0x00000000 0x0F0F0F00 SCANDLY Scan Delay 8 4 read-write SCANDLY2 2ms Scan Delay 0 SCANDLY4 4ms Scan Delay 1 SCANDLY6 6ms Scan Delay 2 SCANDLY8 8ms Scan Delay 3 SCANDLY10 10ms Scan Delay 4 SCANDLY12 12ms Scan Delay 5 SCANDLY14 14ms Scan Delay 6 SCANDLY16 16ms Scan Delay 7 SCANDLY18 18ms Scan Delay 8 SCANDLY20 20ms Scan Delay 9 SCANDLY22 22ms Scan Delay 10 SCANDLY24 24ms Scan Delay 11 SCANDLY26 26ms Scan Delay 12 SCANDLY28 28ms Scan Delay 13 SCANDLY30 30ms Scan Delay 14 SCANDLY32 32ms Scan Delay 15 DEBDLY Debounce Delay 16 4 read-write DEBDLY2 2ms Debounce Delay 0 DEBDLY4 4ms Debounce Delay 1 DEBDLY6 6ms Debounce Delay 2 DEBDLY8 8ms Debounce Delay 3 DEBDLY10 10ms Debounce Delay 4 DEBDLY12 12ms Debounce Delay 5 DEBDLY14 14ms Debounce Delay 6 DEBDLY16 16ms Debounce Delay 7 DEBDLY18 18ms Debounce Delay 8 DEBDLY20 20ms Debounce Delay 9 DEBDLY22 22ms Debounce Delay 10 DEBDLY24 24ms Debounce Delay 11 DEBDLY26 26ms Debounce Delay 12 DEBDLY28 28ms Debounce Delay 13 DEBDLY30 30ms Debounce Delay 14 DEBDLY32 32ms Debounce Delay 15 STABDLY Row stable Delay 24 4 read-write STABDLY2 2ms Row Stable Delay 0 STABDLY4 4ms Row Stable Delay 1 STABDLY6 6ms Row Stable Delay 2 STABDLY8 8ms Row Stable Delay 3 STABDLY10 10ms Row Stable Delay 4 STABDLY12 12ms Row Stable Delay 5 STABDLY14 14ms Row Stable Delay 6 STABDLY16 16ms Row Stable Delay 7 STABDLY18 18ms Row Stable Delay 8 STABDLY20 20ms Row Stable Delay 9 STABDLY22 22ms Row Stable Delay 10 STABDLY24 24ms Row Stable Delay 11 STABDLY26 26ms Row Stable Delay 12 STABDLY28 28ms Row Stable Delay 13 STABDLY30 30ms Row Stable Delay 14 STABDLY32 32ms Row Stable Delay 15 STATUS Status 0x018 read-only 0x40000000 0xC701003F ROW Row detection 0 6 read-only RUNNING Running 16 1 read-only COL Column Latched 24 3 read-only NOKEY No Key pressed status 30 1 read-only SYNCBUSY Sync Busy 31 1 read-only IF Interrupt Flags 0x01C read-write 0x00000000 0x0000000F NOKEY No key was pressed 0 1 read-write KEY A key was pressed 1 1 read-write SCANNED Completed scan 2 1 read-write WAKEUP Wake up 3 1 read-write IEN Interrupt Enables 0x020 read-write 0x00000000 0x0000000F NOKEY No Key was pressed 0 1 read-write KEY A Key was pressed 1 1 read-write SCANNED Completed Scanning 2 1 read-write WAKEUP Wake up 3 1 read-write DMEM_NS 1 DMEM_NS Registers 0x500B4000 0x00000000 0x00001000 registers IPVERSION No Description 0x000 read-only 0x00000001 0x00000001 IPVERSION New BitField 0 1 read-only CMD No Description 0x004 write-only 0x00000000 0x00000003 CLEARECCADDR0 Clear ECCERRADDR0 0 1 write-only CLEARECCADDR1 Clear ECCERRADDR1 1 1 write-only CTRL No Description 0x008 read-write 0x00000040 0x0000007F ECCEN Enable ECC functionality 0 1 read-write ECCWEN Enable ECC syndrome writes 1 1 read-write ECCERRFAULTEN ECC Error bus fault enable 2 1 read-write AHBPORTPRIORITY AHB port arbitration priority 3 3 read-write NONE No AHB port have raised priority. 0 PORT0 AHB port 0 has raised priority. 1 PORT1 AHB port 1 has raised priority. 2 ADDRFAULTEN Address fault bus fault enable 6 1 read-write ECCERRADDR0 No Description 0x00C read-only 0x00000000 0xFFFFFFFF ADDR ECC Error Address 0 32 read-only ECCERRADDR1 No Description 0x010 read-only 0x00000000 0xFFFFFFFF ADDR ECC Error Address 0 32 read-only ECCMERRIND No Description 0x01C read-only 0x00000000 0x00000003 P0 Multiple ECC errors on AHB port 0 0 1 read-only P1 Multiple ECC errors on AHB port 1 1 1 read-only IF No Description 0x020 read-write 0x00000000 0x00000033 AHB0ERR1B AHB0 1-bit ECC Error Interrupt Flag 0 1 read-write AHB1ERR1B AHB1 1-bit ECC Error Interrupt Flag 1 1 read-write AHB0ERR2B AHB0 2-bit ECC Error Interrupt Flag 4 1 read-write AHB1ERR2B AHB1 2-bit ECC Error Interrupt Flag 5 1 read-write IEN No Description 0x024 read-write 0x00000000 0x00000033 AHB0ERR1B AHB0 1-bit ECC Error Interrupt Enable 0 1 read-write AHB1ERR1B AHB1 1-bit ECC Error Interrupt Enable 1 1 read-write AHB0ERR2B AHB0 2-bit ECC Error Interrupt Enable 4 1 read-write AHB1ERR2B AHB1 2-bit ECC Error Interrupt Enable 5 1 read-write LCDRF_NS 0 LCDRF_NS Registers 0x500C0000 0x00000000 0x00001000 registers RFIMLCDCTRL No Description 0x000 read-write 0x00000000 0x0000001F LCDCPXOEN LCD Charge Pump XO Clock Enable 0 1 read-write LCDCPXOSEL LCD Charge Pump XO Select 1 1 read-write INTRCO Internal LCD CP 10Mhz RC oscillator 0 HFXODIV HFXO divided 4 clock 1 LCDCPXORETIMEEN LCD Charge Pump XO Retime Enable 2 1 read-write LCDLOWNOISE LCD Low Noise 3 1 read-write NORMAL Normal operation 0 SLOW slows down slew rate to reduce RF interference at a cost of additional power consumption 1 LCDCMPDOUT LCD Comparator Dout 4 1 read-write SMU_NS 2 SMU_NS Registers 0x54008000 0x00000000 0x00001000 registers SMU_SECURE 0 SMU_PRIVILEGED 1 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only STATUS No Description 0x004 read-only 0x00000000 0x00000003 SMULOCK SMU Lock 0 1 read-only UNLOCKED 0 LOCKED 1 SMUPRGERR SMU Programming Error 1 1 read-only LOCK No Description 0x008 write-only 0x00000000 0x00FFFFFF SMULOCKKEY 0 24 write-only UNLOCK Unlocks Registers 11325013 IF No Description 0x00C read-write 0x00000000 0x00030005 PPUPRIV PPU Privilege Interrupt Flag 0 1 read-write PPUINST PPU Instruction Interrupt Flag 2 1 read-write PPUSEC PPU Security Interrupt Flag 16 1 read-write BMPUSEC BMPU Security Interrupt Flag 17 1 read-write IEN No Description 0x010 read-write 0x00000000 0x00030005 PPUPRIV PPU Privilege Interrupt Enable 0 1 read-write PPUINST PPU Instruction Interrupt Enable 2 1 read-write PPUSEC PPU Security Interrupt Enable 16 1 read-write BMPUSEC BMPU Security Interrupt Enable 17 1 read-write M33CTRL Holds the M33 control settings 0x020 read-write 0x00000000 0x0000001F LOCKSVTAIRCR New BitField 0 1 read-write LOCKNSVTOR New BitField 1 1 read-write LOCKSMPU New BitField 2 1 read-write LOCKNSMPU New BitField 3 1 read-write LOCKSAU New BitField 4 1 read-write PPUPATD0 Set peripheral bits to 1 to mark as privileged access only 0x040 read-write 0xFFFFFFFF 0xFFFFFFFF EMU EMU Privileged Access 1 1 read-write CMU CMU Privileged Access 2 1 read-write HFRCO0 HFRCO0 Privileged Access 3 1 read-write FSRCO FSRCO Privileged Access 4 1 read-write DPLL0 DPLL0 Privileged Access 5 1 read-write LFXO LFXO Privileged Access 6 1 read-write LFRCO LFRCO Privileged Access 7 1 read-write ULFRCO ULFRCO Privileged Access 8 1 read-write MSC MSC Privileged Access 9 1 read-write ICACHE0 ICACHE0 Privileged Access 10 1 read-write PRS PRS Privileged Access 11 1 read-write GPIO GPIO Privileged Access 12 1 read-write LDMA LDMA Privileged Access 13 1 read-write LDMAXBAR LDMAXBAR Privileged Access 14 1 read-write TIMER0 TIMER0 Privileged Access 15 1 read-write TIMER1 TIMER1 Privileged Access 16 1 read-write TIMER2 TIMER2 Privileged Access 17 1 read-write TIMER3 TIMER3 Privileged Access 18 1 read-write TIMER4 TIMER4 Privileged Access 19 1 read-write USART0 USART0 Privileged Access 20 1 read-write BURTC BURTC Privileged Access 21 1 read-write I2C1 I2C1 Privileged Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Privileged Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Privileged Access 24 1 read-write SYSCFG SYSCFG Privileged Access 25 1 read-write BURAM BURAM Privileged Access 26 1 read-write GPCRC GPCRC Privileged Access 27 1 read-write DCDC DCDC Privileged Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Privileged Access 29 1 read-write EUSART1 EUSART1 Privileged Access 30 1 read-write EUSART2 EUSART2 Privileged Access 31 1 read-write PPUPATD1 Set peripheral bits to 1 to mark as privileged access only 0x044 read-write 0x01FFFFFF 0x01FFFFFF SYSRTC SYSRTC Privileged Access 0 1 read-write LCD LCD Privileged Access 1 1 read-write KEYSCAN KEYSCAN Privileged Access 2 1 read-write DMEM DMEM Privileged Access 3 1 read-write LCDRF LCDRF Privileged Access 4 1 read-write SMU SMU Privileged Access 7 1 read-write SMUCFGNS SMUCFGNS Privileged Access 8 1 read-write LETIMER0 LETIMER0 Privileged Access 9 1 read-write IADC0 IADC0 Privileged Access 10 1 read-write ACMP0 ACMP0 Privileged Access 11 1 read-write ACMP1 ACMP1 Privileged Access 12 1 read-write AMUXCP0 AMUXCP0 Privileged Access 13 1 read-write VDAC0 VDAC0 Privileged Access 14 1 read-write PCNT PCNT Privileged Access 15 1 read-write LESENSE LESENSE Privileged Access 16 1 read-write HFRCO1 HFRCO1 Privileged Access 17 1 read-write HFXO0 HFXO0 Privileged Access 18 1 read-write I2C0 I2C0 Privileged Access 19 1 read-write WDOG0 WDOG0 Privileged Access 20 1 read-write WDOG1 WDOG1 Privileged Access 21 1 read-write EUSART0 EUSART0 Privileged Access 22 1 read-write SEMAILBOX SEMAILBOX Privileged Access 23 1 read-write PPUSATD0 Set peripheral bits to 1 to mark as secure access only 0x060 read-write 0xFFFFFFFF 0xFFFFFFFF EMU EMU Secure Access 1 1 read-write CMU CMU Secure Access 2 1 read-write HFRCO0 HFRCO0 Secure Access 3 1 read-write FSRCO FSRCO Secure Access 4 1 read-write DPLL0 DPLL0 Secure Access 5 1 read-write LFXO LFXO Secure Access 6 1 read-write LFRCO LFRCO Secure Access 7 1 read-write ULFRCO ULFRCO Secure Access 8 1 read-write MSC MSC Secure Access 9 1 read-write ICACHE0 ICACHE0 Secure Access 10 1 read-write PRS PRS Secure Access 11 1 read-write GPIO GPIO Secure Access 12 1 read-write LDMA LDMA Secure Access 13 1 read-write LDMAXBAR LDMAXBAR Secure Access 14 1 read-write TIMER0 TIMER0 Secure Access 15 1 read-write TIMER1 TIMER1 Secure Access 16 1 read-write TIMER2 TIMER2 Secure Access 17 1 read-write TIMER3 TIMER3 Secure Access 18 1 read-write TIMER4 TIMER4 Secure Access 19 1 read-write USART0 USART0 Secure Access 20 1 read-write BURTC BURTC Secure Access 21 1 read-write I2C1 I2C1 Secure Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Secure Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Secure Access 24 1 read-write SYSCFG SYSCFG Secure Access 25 1 read-write BURAM BURAM Secure Access 26 1 read-write GPCRC GPCRC Secure Access 27 1 read-write DCDC DCDC Secure Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Secure Access 29 1 read-write EUSART1 EUSART1 Secure Access 30 1 read-write EUSART2 EUSART2 Secure Access 31 1 read-write PPUSATD1 Set peripheral bits to 1 to mark as secure access only 0x064 read-write 0x01FFFFFF 0x01FFFFFF SYSRTC SYSRTC Secure Access 0 1 read-write LCD LCD Secure Access 1 1 read-write KEYSCAN KEYSCAN Secure Access 2 1 read-write DMEM DMEM Secure Access 3 1 read-write LCDRF LCDRF Secure Access 4 1 read-write SMU SMU Secure Access 7 1 read-write SMUCFGNS SMUCFGNS Secure Access 8 1 read-write LETIMER0 LETIMER0 Secure Access 9 1 read-write IADC0 IADC0 Secure Access 10 1 read-write ACMP0 ACMP0 Secure Access 11 1 read-write ACMP1 ACMP1 Secure Access 12 1 read-write AMUXCP0 AMUXCP0 Secure Access 13 1 read-write VDAC0 VDAC0 Secure Access 14 1 read-write PCNT PCNT Secure Access 15 1 read-write LESENSE LESENSE Secure Access 16 1 read-write HFRCO1 HFRCO1 Secure Access 17 1 read-write HFXO0 HFXO0 Secure Access 18 1 read-write I2C0 I2C0 Secure Access 19 1 read-write WDOG0 WDOG0 Secure Access 20 1 read-write WDOG1 WDOG1 Secure Access 21 1 read-write EUSART0 EUSART0 Secure Access 22 1 read-write SEMAILBOX SEMAILBOX Secure Access 23 1 read-write PPUFS No Description 0x140 read-only 0x00000000 0x000000FF PPUFSPERIPHID Peripheral ID 0 8 read-only BMPUPATD0 Set master bits to 1 to mark as a privileged master 0x150 read-write 0x0000003F 0x0000003F LDMA MCU LDMA privileged mode 2 1 read-write SEEXTDMA SEEXTDMA privileged mode 5 1 read-write BMPUSATD0 Set master bits to 1 to mark as a secure master 0x170 read-write 0x0000003F 0x0000003F LDMA MCU LDMA secure mode 2 1 read-write SEEXTDMA SEEXTDMA secure mode 5 1 read-write BMPUFS No Description 0x250 read-only 0x00000000 0x000000FF BMPUFSMASTERID Master ID 0 8 read-only BMPUFSADDR No Description 0x254 read-only 0x00000000 0xFFFFFFFF BMPUFSADDR Fault Address 0 32 read-only ESAURTYPES0 No Description 0x260 read-write 0x00000000 0x00001000 ESAUR3NS Region 3 Non-Secure 12 1 read-write ESAURTYPES1 No Description 0x264 read-write 0x00000000 0x00001000 ESAUR11NS Region 11 Non-Secure 12 1 read-write ESAUMRB01 No Description 0x270 read-write 0x0A000000 0x0FFFF000 ESAUMRB01 Moveable Region Boundary 12 16 read-write ESAUMRB12 No Description 0x274 read-write 0x0C000000 0x0FFFF000 ESAUMRB12 Moveable Region Boundary 12 16 read-write ESAUMRB45 No Description 0x280 read-write 0x02000000 0x0FFFF000 ESAUMRB45 Moveable Region Boundary 12 16 read-write ESAUMRB56 No Description 0x284 read-write 0x04000000 0x0FFFF000 ESAUMRB56 Moveable Region Boundary 12 16 read-write SMU_NS_CFGNS 2 SMU_NS_CFGNS Registers 0x5400C000 0x00000000 0x00001000 registers SMU_SECURE 0 SMU_PRIVILEGED 1 NSSTATUS No Description 0x004 read-only 0x00000000 0x00000001 SMUNSLOCK SMUNS Lock 0 1 read-only UNLOCKED 0 LOCKED 1 NSLOCK No Description 0x008 write-only 0x00000000 0x00FFFFFF SMUNSLOCKKEY 0 24 write-only UNLOCK Unlocks Registers 11325013 NSIF No Description 0x00C read-write 0x00000000 0x00000005 PPUNSPRIV PPUNS Privilege Interrupt Flag 0 1 read-write PPUNSINST PPUNS Instruction Interrupt Flag 2 1 read-write NSIEN No Description 0x010 read-write 0x00000000 0x00000005 PPUNSPRIV PPUNS Privilege Interrupt Enable 0 1 read-write PPUNSINST PPUNS Instruction Interrupt Enable 2 1 read-write PPUNSPATD0 Set peripheral bits to 1 to mark as privileged access only 0x040 read-write 0x00000000 0xFFFFFFFF SCRATCHPAD SCRATCHPAD Privileged Access 0 1 read-write EMU EMU Privileged Access 1 1 read-write CMU CMU Privileged Access 2 1 read-write HFRCO0 HFRCO0 Privileged Access 3 1 read-write FSRCO FSRCO Privileged Access 4 1 read-write DPLL0 DPLL0 Privileged Access 5 1 read-write LFXO LFXO Privileged Access 6 1 read-write LFRCO LFRCO Privileged Access 7 1 read-write ULFRCO ULFRCO Privileged Access 8 1 read-write MSC MSC Privileged Access 9 1 read-write ICACHE0 ICACHE0 Privileged Access 10 1 read-write PRS PRS Privileged Access 11 1 read-write GPIO GPIO Privileged Access 12 1 read-write LDMA LDMA Privileged Access 13 1 read-write LDMAXBAR LDMAXBAR Privileged Access 14 1 read-write TIMER0 TIMER0 Privileged Access 15 1 read-write TIMER1 TIMER1 Privileged Access 16 1 read-write TIMER2 TIMER2 Privileged Access 17 1 read-write TIMER3 TIMER3 Privileged Access 18 1 read-write TIMER4 TIMER4 Privileged Access 19 1 read-write USART0 USART0 Privileged Access 20 1 read-write BURTC BURTC Privileged Access 21 1 read-write I2C1 I2C1 Privileged Access 22 1 read-write CHIPTESTCTRL CHIPTESTCTRL Privileged Access 23 1 read-write SYSCFGCFGNS SYSCFGCFGNS Privileged Access 24 1 read-write SYSCFG SYSCFG Privileged Access 25 1 read-write BURAM BURAM Privileged Access 26 1 read-write GPCRC GPCRC Privileged Access 27 1 read-write DCDC DCDC Privileged Access 28 1 read-write HOSTMAILBOX HOSTMAILBOX Privileged Access 29 1 read-write EUSART1 EUSART1 Privileged Access 30 1 read-write EUSART2 EUSART2 Privileged Access 31 1 read-write PPUNSPATD1 Set peripheral bits to 1 to mark as privileged access only 0x044 read-write 0x00000000 0x01FFFFFF SYSRTC SYSRTC Privileged Access 0 1 read-write LCD LCD Privileged Access 1 1 read-write KEYSCAN KEYSCAN Privileged Access 2 1 read-write DMEM DMEM Privileged Access 3 1 read-write LCDRF LCDRF Privileged Access 4 1 read-write SMU SMU Privileged Access 7 1 read-write SMUCFGNS SMUCFGNS Privileged Access 8 1 read-write LETIMER0 LETIMER0 Privileged Access 9 1 read-write IADC0 IADC0 Privileged Access 10 1 read-write ACMP0 ACMP0 Privileged Access 11 1 read-write ACMP1 ACMP1 Privileged Access 12 1 read-write AMUXCP0 AMUXCP0 Privileged Access 13 1 read-write VDAC0 VDAC0 Privileged Access 14 1 read-write PCNT PCNT Privileged Access 15 1 read-write LESENSE LESENSE Privileged Access 16 1 read-write HFRCO1 HFRCO1 Privileged Access 17 1 read-write HFXO0 HFXO0 Privileged Access 18 1 read-write I2C0 I2C0 Privileged Access 19 1 read-write WDOG0 WDOG0 Privileged Access 20 1 read-write WDOG1 WDOG1 Privileged Access 21 1 read-write EUSART0 EUSART0 Privileged Access 22 1 read-write SEMAILBOX SEMAILBOX Privileged Access 23 1 read-write PPUNSFS No Description 0x140 read-only 0x00000000 0x000000FF PPUFSPERIPHID Peripheral I 0 8 read-only BMPUNSPATD0 No Description 0x150 read-write 0x00000000 0x0000003F LDMA MCU LDMA privileged mode 2 1 read-write SEEXTDMA SEEXTDMA privileged mode 5 1 read-write LETIMER0_NS 1 LETIMER0_NS Registers 0x59000000 0x00000000 0x00001000 registers LETIMER0 19 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN module en 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CTRL No Description 0x00C read-write 0x00000000 0x000F13FF REPMODE Repeat Mode 0 2 read-write FREE When started, the LETIMER counts down until it is stopped by software 0 ONESHOT The counter counts REP0 times. When REP0 reaches zero, the counter stops 1 BUFFERED The counter counts REP0 times. If REP1 has been written, it is loaded into REP0 when REP0 reaches zero, otherwise the counter stops 2 DOUBLE Both REP0 and REP1 are decremented when the LETIMER wraps around. The LETIMER counts until both REP0 and REP1 are zero 3 UFOA0 Underflow Output Action 0 2 2 read-write NONE LETIMERn_OUT0 is held at its idle value as defined by OPOL0 0 TOGGLE LETIMERn_OUT0 is toggled on CNT underflow 1 PULSE LETIMERn_OUT0 is held active for one LETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL0 2 PWM LETIMERn_OUT0 is set idle on CNT underflow, and active on compare match with COMP1 3 UFOA1 Underflow Output Action 1 4 2 read-write NONE LETIMERn_OUT1 is held at its idle value as defined by OPOL1 0 TOGGLE LETIMERn_OUT1 is toggled on CNT underflow 1 PULSE LETIMERn_OUT1 is held active for one LETIMER0 clock cycle on CNT underflow. The output then returns to its idle value as defined by OPOL1 2 PWM LETIMERn_OUT1 is set idle on CNT underflow, and active on compare match with COMP1 3 OPOL0 Output 0 Polarity 6 1 read-write OPOL1 Output 1 Polarity 7 1 read-write BUFTOP Buffered Top 8 1 read-write DISABLE COMP0 is only written by software 0 ENABLE COMP0 is set to COMP1 when REP0 reaches 0 1 CNTTOPEN Compare Value 0 Is Top Value 9 1 read-write DISABLE The top value of the LETIMER is 65535 (0xFFFF) 0 ENABLE The top value of the LETIMER is given by COMP0 1 DEBUGRUN Debug Mode Run Enable 12 1 read-write DISABLE LETIMER is frozen in debug mode 0 ENABLE LETIMER is running in debug mode 1 CNTPRESC Counter prescaler value 16 4 read-write DIV1 CLK_CNT = (LETIMER LF CLK)/1 0 DIV2 CLK_CNT = (LETIMER LF CLK)/2 1 DIV4 CLK_CNT = (LETIMER LF CLK)/4 2 DIV8 CLK_CNT = (LETIMER LF CLK)/8 3 DIV16 CLK_CNT = (LETIMER LF CLK)/16 4 DIV32 CLK_CNT = (LETIMER LF CLK)/32 5 DIV64 CLK_CNT = (LETIMER LF CLK)/64 6 DIV128 CLK_CNT = (LETIMER LF CLK)/128 7 DIV256 CLK_CNT = (LETIMER LF CLK)/256 8 CMD No Description 0x010 write-only 0x00000000 0x0000001F START Start LETIMER 0 1 write-only STOP Stop LETIMER 1 1 write-only CLEAR Clear LETIMER 2 1 write-only CTO0 Clear Toggle Output 0 3 1 write-only CTO1 Clear Toggle Output 1 4 1 write-only STATUS No Description 0x014 read-only 0x00000000 0x00000003 RUNNING LETIMER Running 0 1 read-only LETIMERLOCKSTATUS LETIMER Lock Status 1 1 read-only UNLOCKED LETIMER registers are unlocked 0 LOCKED LETIMER registers are locked 1 CNT No Description 0x018 read-write 0x00000000 0x00FFFFFF CNT Counter Value 0 24 read-write COMP0 No Description 0x01C read-write 0x00000000 0x00FFFFFF COMP0 Compare Value 0 0 24 read-write COMP1 No Description 0x020 read-write 0x00000000 0x00FFFFFF COMP1 Compare Value 1 0 24 read-write TOP No Description 0x024 read-write 0x00000000 0x00FFFFFF TOP Counter TOP Value 0 24 read-write TOPBUFF No Description 0x028 read-write 0x00000000 0x00FFFFFF TOPBUFF Buffered Counter TOP Value 0 24 read-write REP0 No Description 0x02C read-write 0x00000000 0x000000FF REP0 Repeat Counter 0 0 8 read-write REP1 No Description 0x030 read-write 0x00000000 0x000000FF REP1 Repeat Counter 1 0 8 read-write IF No Description 0x034 read-write 0x00000000 0x0000001F COMP0 Compare Match 0 Interrupt Flag 0 1 read-write COMP1 Compare Match 1 Interrupt Flag 1 1 read-write UF Underflow Interrupt Flag 2 1 read-write REP0 Repeat Counter 0 Interrupt Flag 3 1 read-write REP1 Repeat Counter 1 Interrupt Flag 4 1 read-write IEN No Description 0x038 read-write 0x00000000 0x0000001F COMP0 Compare Match 0 Interrupt Enable 0 1 read-write COMP1 Compare Match 1 Interrupt Enable 1 1 read-write UF Underflow Interrupt Enable 2 1 read-write REP0 Repeat Counter 0 Interrupt Enable 3 1 read-write REP1 Repeat Counter 1 Interrupt Enable 4 1 read-write LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF LETIMERLOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unock LETIMER lockable registers 52476 SYNCBUSY No Description 0x040 read-only 0x00000000 0x000003FD CNT Sync busy for CNT 0 1 read-only TOP Sync busy for TOP 2 1 read-only REP0 Sync busy for REP0 3 1 read-only REP1 Sync busy for REP1 4 1 read-only START Sync busy for START 5 1 read-only STOP Sync busy for STOP 6 1 read-only CLEAR Sync busy for CLEAR 7 1 read-only CTO0 Sync busy for CTO0 8 1 read-only CTO1 Sync busy for CTO1 9 1 read-only PRSMODE No Description 0x050 read-write 0x00000000 0x0CCC0000 PRSSTARTMODE PRS Start Mode 18 2 read-write NONE PRS cannot start the LETIMER 0 RISING Rising edge of selected PRS input can start the LETIMER 1 FALLING Falling edge of selected PRS input can start the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can start the LETIMER 3 PRSSTOPMODE PRS Stop Mode 22 2 read-write NONE PRS cannot stop the LETIMER 0 RISING Rising edge of selected PRS input can stop the LETIMER 1 FALLING Falling edge of selected PRS input can stop the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can stop the LETIMER 3 PRSCLEARMODE PRS Clear Mode 26 2 read-write NONE PRS cannot clear the LETIMER 0 RISING Rising edge of selected PRS input can clear the LETIMER 1 FALLING Falling edge of selected PRS input can clear the LETIMER 2 BOTH Both the rising or falling edge of the selected PRS input can clear the LETIMER 3 IADC0_NS 2 IADC0_NS Registers 0x59004000 0x00000000 0x00001000 registers IADC 50 IPVERSION IPVERSION 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN Enable 0x004 read-write 0x00000000 0x00000003 EN Enable IADC Module 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only CTRL Control 0x008 read-write 0x00000000 0x707F003F EM23WUCONVERT EM23 Wakeup on Conversion 0 1 read-write WUDVL When using suspend mode, conversions performed in EM2 or EM3 should not wake up the DMA until the FIFO's DVL setting is reached. This saves more power for large OSR settings or infrequent sampling. 0 WUCONVERT When using suspend mode, conversions performed in EM2 or EM3 will wake up the DMA and keep it awake until the conversions are done, regardless of the DVL setting. This mode burns more power, but it is useful when the conversion rate is faster than the time for the DMA to cycle through wake up and going back to sleep as it converts more than 4 scan table entries. Without using the wake up on conversion mode, the FIFO may overflow while the DMA is going in and out of sleep. 1 ADCCLKSUSPEND0 ADC_CLK Suspend - PRS0 1 1 read-write PRSWUDIS Normal mode which does not disable the ADC_CLK. 0 PRSWUEN ADCCLKWUEN will gate off ADC_CLK until the trigger is detected provided the internal timer is not selected as the trigger. Once the trigger is detected the ADC_CLK will be started, the band gap will be started, the ADC will be warmed up, and the SCAN Table and the Single entry will be converted. Once the conversions are done, the ADC_CLK will be gated off. 1 ADCCLKSUSPEND1 ADC_CLK Suspend - PRS1 2 1 read-write PRSWUDIS Normal mode which does not disable the ADC_CLK. 0 PRSWUEN ADCCLKWUEN will gate off ADC_CLK until the trigger is detected provided the internal timer is not selected as the trigger. Once the trigger is detected the ADC_CLK will be started, the band gap will be started, the ADC will be warmed up, and the SCAN Table and the Single entry will be converted. Once the conversions are done, the ADC_CLK will be gated off. 1 DBGHALT Debug Halt 3 1 read-write NORMAL Continue operation as normal during debug mode 0 HALT Complete the current conversion and then halt during debug mode 1 WARMUPMODE Warmup Mode 4 2 read-write NORMAL Shut down the IADC after conversions have completed. 0 KEEPINSTANDBY Switch to standby mode after conversions have completed. The next warmup time will require 1us. 1 KEEPWARM Keep IADC fully powered after conversions have completed. 2 TIMEBASE Time Base 16 7 read-write HSCLKRATE High Speed Clock Rate 28 3 read-write DIV1 Use CMU_CLK_ADC directly. The source clock must be 40 MHz or less. 0 DIV2 Divide CMU_CLK_ADC by 2 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 1 DIV3 Divide CMU_CLK_ADC by 3 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 2 DIV4 Divide CMU_CLK_ADC by 4 before using it. The resulting CLK_SRC_ADC must be 40 MHz or less. 3 CMD Command 0x00C write-only 0x00000000 0x0303001B SINGLESTART Single Queue Start 0 1 write-only SINGLESTOP Single Queue Stop 1 1 write-only SCANSTART Scan Queue Start 3 1 write-only SCANSTOP Scan Queue Stop 4 1 write-only TIMEREN Timer Enable 16 1 write-only TIMERDIS Timer Disable 17 1 write-only SINGLEFIFOFLUSH Flush the Single FIFO 24 1 write-only SCANFIFOFLUSH Flush the Scan FIFO 25 1 write-only TIMER Timer 0x010 read-write 0x00000000 0x0000FFFF TIMER Timer Period 0 16 read-write STATUS Status 0x014 read-only 0x00000000 0x4131CF5B SINGLEQEN Single Queue Enabled 0 1 read-only SINGLEQUEUEPENDING Single Queue Pending 1 1 read-only SCANQEN Scan Queued Enabled 3 1 read-only SCANQUEUEPENDING Scan Queue Pending 4 1 read-only CONVERTING Converting 6 1 read-only SINGLEFIFODV SINGLEFIFO Data Valid 8 1 read-only SCANFIFODV SCANFIFO Data Valid 9 1 read-only SINGLEFIFOFLUSHING The Single FIFO is flushing 14 1 read-only SCANFIFOFLUSHING The Scan FIFO is flushing 15 1 read-only TIMERACTIVE Timer Active 16 1 read-only SINGLEWRITEPENDING SINGLE write pending 20 1 read-only MASKREQWRITEPENDING MASKREQ write pending 21 1 read-only SYNCBUSY SYNCBUSY 24 1 read-only ADCWARM ADCWARM 30 1 read-only MASKREQ Mask Request 0x018 read-write 0x00000000 0x0000FFFF MASKREQ Scan Queue Mask Request 0 16 read-write STMASK Scan Table Mask 0x01C read-only 0x00000000 0x0000FFFF STMASK Scan Table Mask 0 16 read-only CMPTHR Comparator Threshold 0x020 read-write 0x00000000 0xFFFFFFFF ADLT ADC Less Than or Equal to Threshold 0 16 read-write ADGT ADC Greater Than or Equal to Threshold 16 16 read-write IF Interrupt Flag 0x024 read-write 0x00000000 0x800F338F SINGLEFIFODVL Single FIFO Data Valid Level 0 1 read-write SCANFIFODVL Scan FIFO Data Valid Level 1 1 read-write SINGLECMP Single Result Window Compare 2 1 read-write SCANCMP Scan Result Window Compare 3 1 read-write SCANENTRYDONE Scan Entry Done 7 1 read-write SCANTABLEDONE Scan Table Done 8 1 read-write SINGLEDONE Single Conversion Done 9 1 read-write POLARITYERR Polarity Error 12 1 read-write PORTALLOCERR Port Allocation Error 13 1 read-write SINGLEFIFOOF Single FIFO Overflow 16 1 read-write SCANFIFOOF Scan FIFO Overflow 17 1 read-write SINGLEFIFOUF Single FIFO Underflow 18 1 read-write SCANFIFOUF Scan FIFO Underflow 19 1 read-write EM23ABORTERROR EM2/3 Abort Error 31 1 read-write IEN Interrupt Enable 0x028 read-write 0x00000000 0x800F338F SINGLEFIFODVL Single FIFO Data Valid Level Enable 0 1 read-write SCANFIFODVL Scan FIFO Data Valid Level Enable 1 1 read-write SINGLECMP Single Result Window Compare Enable 2 1 read-write SCANCMP Scan Result Window Compare Enable 3 1 read-write SCANENTRYDONE Scan Entry Done Enable 7 1 read-write SCANTABLEDONE Scan Table Done Enable 8 1 read-write SINGLEDONE Single Conversion Done Enable 9 1 read-write POLARITYERR Polarity Error Enable 12 1 read-write PORTALLOCERR Port Allocation Error Enable 13 1 read-write SINGLEFIFOOF Single FIFO Overflow Enable 16 1 read-write SCANFIFOOF Scan FIFO Overflow Enable 17 1 read-write SINGLEFIFOUF Single FIFO Underflow Enable 18 1 read-write SCANFIFOUF Scan FIFO Underflow Enable 19 1 read-write EM23ABORTERROR EM2/3 Abort Error Enable 31 1 read-write TRIGGER Trigger 0x02C read-write 0x00000000 0x00011717 SCANTRIGSEL Scan Trigger Select 0 3 read-write IMMEDIATE Immediate triggering. The scan queue will be disabled once all conversions in the scan table are complete, unless TRIGGERACTION is set to continuous. 0 TIMER Triggers when the local timer count reaches zero. 1 PRSCLKGRP Triggers on PRS0 from a timer module that is using the same clock group as the ADC and has been programmed to use the same clock source as the ADC. The prescale may be different between the ADC and the timer module. 2 PRSPOS Triggers on asynchronous PRS0 positive edge. Requires PRS0 to go low for 3 ADC_CLKs before another positive edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. 3 PRSNEG Triggers on asynchronous PRS0 negative edge. Requires PRS0 to go high for 3 ADC_CLKs before another negative edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. PRSNEG should only be used when the trigger source is from a module that remains powered during EM23. For modules (ie: TIMER) that power down during EM23, PRSPOS should be used for an asynchronous trigger, and PRSCLKGRP should be used for a synchronous trigger. 4 LESENSE Triggers on LESENSE convert request. When using the LESENSE for the SCAN Table, only one entry is converted per LESENSE convert request. 5 SCANTRIGACTION Scan Trigger Action 4 1 read-write ONCE For TRIGSEL=IMMEDIATE, goes through the scan table once and disables queue. For TRIGSEL = TIMER, PRSCLKGRP, PRSPOS, PRSNEG, goes through the scan table once per trigger. 0 CONTINUOUS Goes through the scan table, converts each entry with a mask bit set, and puts it back into the scan queue to repeat again continuously. The queues are first come first serve. If both queues are triggered, the single queue will get to convert after each scan table completes. The scan queue will get to convert after each single conversion completes. 1 SINGLETRIGSEL Single Trigger Select 8 3 read-write IMMEDIATE Immediate triggering. The single queue will be disabled once the conversion is complete, unless TRIGGERACTION is set to continuous. 0 TIMER Triggers when the local timer count reaches zero. 1 PRSCLKGRP Triggers on PRS1 from a timer module that is using the same clock group as the ADC and has been programmed to use the same clock source as the ADC. The prescale may be different between the ADC and the timer module. 2 PRSPOS Triggers on asynchronous PRS1 positive edge. Requires PRS1 to go low for 3 ADC_CLKs before another positive edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. 3 PRSNEG Triggers on asynchronous PRS1 negative edge. Requires PRS1 to go high for 3 ADC_CLKs before another negative edge can be detected. Generates an additional delay of 1 to 2 ADC_SRC_CLK cycles for synchronization. PRSNEG should only be used when the trigger source is from a module that remains powered during EM23. For modules (ie: TIMER) that power down during EM23, PRSPOS should be used for an asynchronous trigger, and PRSCLKGRP should be used for a synchronous trigger. 4 SINGLETRIGACTION Single Trigger Action 12 1 read-write ONCE For TRIGSEL=IMMEDIATE, converts the single queue once and disables queue. For TRIGSEL = TIMER, PRSCLKGRP, PRSPOS, PRSNEG, converts the single queue once per trigger. 0 CONTINUOUS Converts the single queue, then checks for a pending scan queue before converting the single queue again continuously. The queues are first come first serve. If both queues are continuous, the IADC alternates between them. 1 SINGLETAILGATE Single Tailgate Enable 16 1 read-write TAILGATEOFF The single queue is ready to start warming up and converting once the trigger had been detected. 0 TAILGATEON After the single queue's trigger is detected, it must wait until the end of a scan operation before the Single queue can be converted. 1 CFG0 Configration 0x048 read-write 0x00002060 0x30E770FF ADCMODE ADC Mode 0 2 read-write NORMAL High speed mode with a maximum CLK_ADC of 10 MHz. 0 HIGHSPEED Double high speed mode with a maximum CLK_ADC of 20 MHz. Power consumption is boosted to allow faster conversions. 1 HIGHACCURACY High accuracy mode with maximum CLK_ADC of 5 MHz. 2 OSRHS High Speed OSR 2 3 read-write HISPD2 High speed over sampling of 2x. 0 HISPD4 High speed over sampling of 4x. 1 HISPD8 High speed over sampling of 8x. 2 HISPD16 High speed over sampling of 16x. 3 HISPD32 HIgh speed over sampling of 32x. 4 HISPD64 High speed over sampling of 64x. 5 OSRHA High Accuracy OSR 5 3 read-write HIACC16 High accuracy over sampling of 16x. 0 HIACC32 High accuracy over sampling of 32x. 1 HIACC64 High accuracy over sampling of 64x. 2 HIACC92 High accuracy over sampling of 92x. 3 HIACC128 High accuracy over sampling of 128x. 4 HIACC256 High accuracy over sampling of 256x. 5 ANALOGGAIN Analog Gain 12 3 read-write ANAGAIN0P5 Analog gain of 0.5x. 1 ANAGAIN1 Analog gain of 1x. 2 ANAGAIN2 Analog gain of 2x. 3 ANAGAIN3 Analog gain of 3x. 4 ANAGAIN4 Analog gain of 4x. 5 REFSEL Reference Select 16 3 read-write VBGR Internal 1.21 V reference. 0 VREF External Reference. (Calibrated for 1.25V nominal.) 1 VREF2P5 External Reference. Supports 2.5V in high accuracy mode. 2 VDDX AVDD (unbuffered) 3 VDDX0P8BUF AVDD (buffered) * 0.8 4 DIGAVG Digital Averaging 21 3 read-write AVG1 Collect one output word (no digital averaging). 0 AVG2 Collect and average 2 digital output words. 1 AVG4 Collect and average 4 digital output words. 2 AVG8 Collect and average 8 digital output words. 3 AVG16 Collect and average 16 digital output words. 4 TWOSCOMPL Two's Complement 28 2 read-write AUTO Automatic: Single ended measurements are reported as unipolar and differential measurements are reported as bipolar. 0 FORCEUNIPOLAR Force all measurements to result in unipolar output. Negative differential numbers will saturate to 0. 1 FORCEBIPOLAR Force all measurements to result in bipolar output. Single ended measurements are half the range, but allow for small negative measurements. 2 SCALE0 Scale 0x050 read-write 0x8002C000 0xFFFFFFFF OFFSET Offset 0 18 read-write GAIN13LSB Gain 13 LSBs 18 13 read-write GAIN3MSB Gain 3 MSBs 31 1 read-write GAIN011 Upper 3 bits of gain = 011 (0.75x) 0 GAIN100 Upper 3 bits of gain = 100 (1.00x) 1 SCHED0 Scheduling 0x054 read-write 0x00000000 0x000003FF PRESCALE Prescale 0 10 read-write CFG1 Configration 0x058 read-write 0x00002060 0x30E770FF ADCMODE ADC Mode 0 2 read-write NORMAL High speed mode with a maximum CLK_ADC of 10 MHz. 0 HIGHSPEED Double high speed mode with a maximum CLK_ADC of 20 MHz. Power consumption is boosted to allow faster conversions. 1 HIGHACCURACY High accuracy mode with maximum CLK_ADC of 5 MHz. 2 OSRHS High Speed OSR 2 3 read-write HISPD2 High speed over sampling of 2x. 0 HISPD4 High speed over sampling of 4x. 1 HISPD8 High speed over sampling of 8x. 2 HISPD16 High speed over sampling of 16x. 3 HISPD32 HIgh speed over sampling of 32x. 4 HISPD64 High speed over sampling of 64x. 5 OSRHA High Accuracy OSR 5 3 read-write HIACC16 High accuracy over sampling of 16x. 0 HIACC32 High accuracy over sampling of 32x. 1 HIACC64 High accuracy over sampling of 64x. 2 HIACC92 High accuracy over sampling of 92x. 3 HIACC128 High accuracy over sampling of 128x. 4 HIACC256 High accuracy over sampling of 256x. 5 ANALOGGAIN Analog Gain 12 3 read-write ANAGAIN0P5 Analog gain of 0.5x. 1 ANAGAIN1 Analog gain of 1x. 2 ANAGAIN2 Analog gain of 2x. 3 ANAGAIN3 Analog gain of 3x. 4 ANAGAIN4 Analog gain of 4x. 5 REFSEL Reference Select 16 3 read-write VBGR Internal 1.21 V reference. 0 VREF External Reference. (Calibrated for 1.25V nominal.) 1 VREF2P5 External Reference. Supports 2.5V in high accuracy mode. 2 VDDX AVDD (unbuffered) 3 VDDX0P8BUF AVDD (buffered) * 0.8 4 DIGAVG Digital Averaging 21 3 read-write AVG1 Collect one output word (no digital averaging). 0 AVG2 Collect and average 2 digital output words. 1 AVG4 Collect and average 4 digital output words. 2 AVG8 Collect and average 8 digital output words. 3 AVG16 Collect and average 16 digital output words. 4 TWOSCOMPL Two's Complement 28 2 read-write AUTO Automatic: Single ended measurements are reported as unipolar and differential measurements are reported as bipolar. 0 FORCEUNIPOLAR Force all measurements to result in unipolar output. Negative differential numbers will saturate to 0. 1 FORCEBIPOLAR Force all measurements to result in bipolar output. Single ended measurements are half the range, but allow for small negative measurements. 2 SCALE1 Scale 0x060 read-write 0x8002C000 0xFFFFFFFF OFFSET Offset 0 18 read-write GAIN13LSB Gain 13 LSBs 18 13 read-write GAIN3MSB Gain 3 MSBs 31 1 read-write GAIN011 Upper 3 bits of gain = 011 (0.75x) 0 GAIN100 Upper 3 bits of gain = 100 (1.00x) 1 SCHED1 Scheduling 0x064 read-write 0x00000000 0x000003FF PRESCALE Prescale 0 10 read-write SINGLEFIFOCFG Single FIFO Configuration 0x070 read-write 0x00000030 0x0000017F ALIGNMENT Alignment 0 3 read-write RIGHT12 ID[7:0], SIGN_EXT, DATA[11:0] 0 RIGHT16 ID[7:0], SIGN_EXT, DATA[15:0] 1 RIGHT20 ID[7:0], SIGN_EXT, DATA[19:0] 2 LEFT12 DATA[11:0], 000000000000, ID[7:0] 3 LEFT16 DATA[15:0], 00000000, ID[7:0] 4 LEFT20 DATA[19:0], 0000, ID[7:0] 5 SHOWID Show ID 3 1 read-write DVL Data Valid Level 4 3 read-write VALID1 When 1 entry in the single FIFO is valid, set the SINGLEFIFODVL interrupt and request DMA. 0 VALID2 When 2 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 1 VALID3 When 3 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 2 VALID4 When 4 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 3 VALID5 When 5 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 4 VALID6 When 6 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 5 VALID7 When 7 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 6 VALID8 When 8 entries in the single FIFO are valid, set the SINGLEFIFODVL interrupt and request DMA. 7 DMAWUFIFOSINGLE Single FIFO DMA wakeup. 8 1 read-write DISABLED While in EM2 or EM3, the DMA controller will not be requested. 0 ENABLED While in EM2 or EM3, the DMA controller will be requested when the single FIFO reaches its Data Valid Level. [DVL must be set to 0 (VALID1).] 1 SINGLEFIFODATA Read the oldest valid data from the single FIFO and pop the FIFO 0x074 read-only 0x00000000 0xFFFFFFFF DATA Single FIFO Read Data 0 32 read-only SINGLEFIFOSTAT Single FIFO status 0x078 read-only 0x00000000 0x0000000F FIFOREADCNT FIFO Read Count 0 4 read-only SINGLEDATA latest single queue conversion data 0x07C read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SCANFIFOCFG SCAN FIFO configuration 0x080 read-write 0x00000030 0x0000017F ALIGNMENT Alignment 0 3 read-write RIGHT12 ID[7:0], SIGN_EXT, DATA[11:0] 0 RIGHT16 ID[7:0], SIGN_EXT, DATA[15:0] 1 RIGHT20 ID[7:0], SIGN_EXT, DATA[19:0] 2 LEFT12 DATA[11:0], 000000000000, ID[7:0] 3 LEFT16 DATA[15:0], 00000000, ID[7:0] 4 LEFT20 DATA[19:0], 0000, ID[7:0] 5 SHOWID Show ID 3 1 read-write DVL Data Valid Level 4 3 read-write VALID1 When 1 entry in the scan FIFO is valid, set the SCANFIFODVL interrupt and request DMA. 0 VALID2 When 2 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 1 VALID3 When 3 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 2 VALID4 When 4 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 3 VALID5 When 5 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 4 VALID6 When 6 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 5 VALID7 When 7 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 6 VALID8 When 8 entries in the scan FIFO are valid, set the SCANFIFODVL interrupt and request DMA. 7 DMAWUFIFOSCAN Scan FIFO DMA Wakeup 8 1 read-write DISABLED While in EM2 or EM3, the DMA controller will not be requested. 0 ENABLED While in EM2 or EM3, the DMA controller will be requested when the scan FIFO reaches its Data Valid Level. [DVL must be set to 0 (VALID1).] 1 SCANFIFODATA Read the oldest valid data from the scan FIFO and pop the FIFO 0x084 read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SCANFIFOSTAT Scan FIFO status 0x088 read-only 0x00000000 0x0000000F FIFOREADCNT FIFO Read Count 0 4 read-only SCANDATA Most recent data data from scan queue conversion 0x08C read-only 0x00000000 0xFFFFFFFF DATA Data 0 32 read-only SINGLE No Description 0x098 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN0 No Description 0x0A0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN1 No Description 0x0A4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN2 No Description 0x0A8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN3 No Description 0x0AC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN4 No Description 0x0B0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN5 No Description 0x0B4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN6 No Description 0x0B8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN7 No Description 0x0BC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN8 No Description 0x0C0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN9 No Description 0x0C4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN10 No Description 0x0C8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN11 No Description 0x0CC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN12 No Description 0x0D0 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN13 No Description 0x0D4 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN14 No Description 0x0D8 read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write SCAN15 No Description 0x0DC read-write 0x00000000 0x0003FFFF PINNEG Negative Pin Select 0 4 read-write PORTNEG Negative Port Select 4 4 read-write GND Ground (single-ended) 0 DAC1 Direct connection to DAC0_CH1 2 PADANA1 Direct connection to AIN1 input pin 4 PORTA Port A - Select pin number using PINNEG 8 PORTB Port B - Select pin number using PINNEG 9 PORTC Port C - Select pin number using PINNEG 10 PORTD Port D - Select pin number using PINNEG 11 PINPOS Positive Pin Select 8 4 read-write PORTPOS Positive Port Select 12 4 read-write GND Ground 0 SUPPLY Supply Pin - Select specific supply using PINPOS 1 DAC0 Direct connection to DAC0_CH0 2 PADANA0 Direct connection to AIN0 input pin 4 PORTA Port A - Select pin number using PINPOS 8 PORTB Port B - Select pin number using PINPOS 9 PORTC Port C - Select pin number using PINPOS 10 PORTD Port D - Select pin number using PINPOS 11 CFG Configuration Group Select 16 1 read-write CONFIG0 Use configuration group 0 0 CONFIG1 Use configuration group 1 1 CMP Comparison Enable 17 1 read-write ACMP0_NS 1 ACMP0_NS Registers 0x59008000 0x00000000 0x00001000 registers ACMP0 41 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000004 0x00030F07 BIAS Bias Configuration 0 3 read-write HYST Hysteresis mode 8 4 read-write DISABLED Hysteresis disabled 0 SYM10MV 10mV symmetrical hysteresis 1 SYM20MV 20mV symmetrical hysteresis 2 SYM30MV 30mV symmetrical hysteresis 3 POS10MV 10mV hysteresis on positive edge transitions 4 POS20MV 20mV hysteresis on positive edge transitions 5 POS30MV 30mV hysteresis on positive edge transitions 6 NEG10MV 10mV hysteresis on negative edge transitions 8 NEG20MV 20mV hysteresis on negative edge transitions 9 NEG30MV 30mV hysteresis on negative edge transitions 10 INPUTRANGE Input Range 16 1 read-write FULL Use this setting when the input to the comparator core can be from 0 to AVDD. 0 REDUCED It is recommended to use this setting when the input to the comparator core will always be less than AVDD-0.7V. 1 ACCURACY ACMP accuracy mode 17 1 read-write LOW ACMP operates in low-accuracy mode but consumes less current. 0 HIGH ACMP operates in high-accuracy mode but consumes more current. 1 CTRL No Description 0x010 read-write 0x00000000 0x00000003 NOTRDYVAL Not Ready Value 0 1 read-write LOW ACMP output is 0 when the ACMP is not ready. 0 HIGH ACMP output is 1 when the ACMP is not ready. 1 GPIOINV Comparator GPIO Output Invert 1 1 read-write NOTINV The comparator output to GPIO is not inverted 0 INV The comparator output to GPIO is inverted 1 INPUTCTRL No Description 0x014 read-write 0x00000000 0x703FFFFF POSSEL Positive Input Select 0 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 EXTPA External interface, base is PA0. 80 EXTPB External interface, base is PB0. 81 EXTPC External interface, base is PC0. 82 EXTPD External interface, base is PD0. 83 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 NEGSEL Negative Input Select 8 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 CAPSENSE Capsense mode 48 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 VREFDIV VREF division 16 6 read-write CSRESSEL Capacitive Sense Mode Internal Resistor 28 3 read-write RES0 Internal capacitive sense resistor value 0 0 RES1 Internal capacitive sense resistor value 1 1 RES2 Internal capacitive sense resistor value 2 2 RES3 Internal capacitive sense resistor value 3 3 RES4 Internal capacitive sense resistor value 4 4 RES5 Internal capacitive sense resistor value 5 5 RES6 Internal capacitive sense resistor value 6 6 STATUS No Description 0x018 read-only 0x00000000 0x0000001D ACMPOUT Analog Comparator Output 0 1 read-only ACMPRDY Analog Comparator Ready 2 1 read-only INPUTCONFLICT INPUT conflict 3 1 read-only PORTALLOCERR Port allocation error 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F RISE Rising Edge Triggered Interrupt Flag 0 1 read-write FALL Falling Edge Triggered Interrupt Flag 1 1 read-write ACMPRDY ACMP ready Interrupt flag 2 1 read-write INPUTCONFLICT Input conflict 3 1 read-write PORTALLOCERR Port allocation error 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F RISE Rising edge interrupt enable 0 1 read-write FALL Falling edge interrupt enable 1 1 read-write ACMPRDY ACMP ready interrupt enable 2 1 read-write INPUTCONFLICT Input conflict interrupt enable 3 1 read-write PORTALLOCERR Port allocation error interrupt enable 4 1 read-write SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 INPUTCTRL Syncbusy for INPUTCTRL 0 1 read-only ACMP1_NS 1 ACMP1_NS Registers 0x5900C000 0x00000000 0x00001000 registers ACMP1 42 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000004 0x00030F07 BIAS Bias Configuration 0 3 read-write HYST Hysteresis mode 8 4 read-write DISABLED Hysteresis disabled 0 SYM10MV 10mV symmetrical hysteresis 1 SYM20MV 20mV symmetrical hysteresis 2 SYM30MV 30mV symmetrical hysteresis 3 POS10MV 10mV hysteresis on positive edge transitions 4 POS20MV 20mV hysteresis on positive edge transitions 5 POS30MV 30mV hysteresis on positive edge transitions 6 NEG10MV 10mV hysteresis on negative edge transitions 8 NEG20MV 20mV hysteresis on negative edge transitions 9 NEG30MV 30mV hysteresis on negative edge transitions 10 INPUTRANGE Input Range 16 1 read-write FULL Use this setting when the input to the comparator core can be from 0 to AVDD. 0 REDUCED It is recommended to use this setting when the input to the comparator core will always be less than AVDD-0.7V. 1 ACCURACY ACMP accuracy mode 17 1 read-write LOW ACMP operates in low-accuracy mode but consumes less current. 0 HIGH ACMP operates in high-accuracy mode but consumes more current. 1 CTRL No Description 0x010 read-write 0x00000000 0x00000003 NOTRDYVAL Not Ready Value 0 1 read-write LOW ACMP output is 0 when the ACMP is not ready. 0 HIGH ACMP output is 1 when the ACMP is not ready. 1 GPIOINV Comparator GPIO Output Invert 1 1 read-write NOTINV The comparator output to GPIO is not inverted 0 INV The comparator output to GPIO is inverted 1 INPUTCTRL No Description 0x014 read-write 0x00000000 0x703FFFFF POSSEL Positive Input Select 0 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 EXTPA External interface, base is PA0. 80 EXTPB External interface, base is PB0. 81 EXTPC External interface, base is PC0. 82 EXTPD External interface, base is PD0. 83 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 NEGSEL Negative Input Select 8 8 read-write VSS VSS 0 VREFDIVAVDD Divided AVDD 16 VREFDIVAVDDLP Low-Power Divided AVDD 17 VREFDIV1V25 Divided 1V25 reference 18 VREFDIV1V25LP Low-power Divided 1V25 reference 19 VREFDIV2V5 Divided 2V5 reference 20 VREFDIV2V5LP Low-power Divided 2V5 reference 21 VSENSE01DIV4 VSENSE0 divided by 4 32 VSENSE01DIV4LP Low-power VSENSE0 divided by 4 33 VSENSE11DIV4 VSENSE1 divided by 4 34 VSENSE11DIV4LP Low-power VSENSE1 divided by 4 35 CAPSENSE Capsense mode 48 VDACOUT0 VDAC0 channel 0 output 64 VDACOUT1 VDAC0 channel 1 output 65 PA0 Port A, Pin0 128 PA1 Port A, Pin1 129 PA2 Port A, Pin2 130 PA3 Port A, Pin3 131 PA4 Port A, Pin4 132 PA5 Port A, Pin5 133 PA6 Port A, Pin6 134 PA7 Port A, Pin7 135 PA8 Port A, Pin8 136 PA9 Port A, Pin9 137 PA10 Port A, Pin10 138 PA11 Port A, Pin11 139 PA12 Port A, Pin12 140 PA13 Port A, Pin13 141 PA14 Port A, Pin14 142 PA15 Port A, Pin15 143 PB0 Port B, Pin0 144 PB1 Port B, Pin1 145 PB2 Port B, Pin2 146 PB3 Port B, Pin3 147 PB4 Port B, Pin4 148 PB5 Port B, Pin5 149 PB6 Port B, Pin6 150 PB7 Port B, Pin7 151 PB8 Port B, Pin8 152 PB9 Port B, Pin9 153 PB10 Port B, Pin10 154 PB11 Port B, Pin11 155 PB12 Port B, Pin12 156 PB13 Port B, Pin13 157 PB14 Port B, Pin14 158 PB15 Port B, Pin15 159 PC0 Port C, Pin0 160 PC1 Port C, Pin1 161 PC2 Port C, Pin2 162 PC3 Port C, Pin3 163 PC4 Port C, Pin4 164 PC5 Port C, Pin5 165 PC6 Port C, Pin6 166 PC7 Port C, Pin7 167 PC8 Port C, Pin8 168 PC9 Port C, Pin9 169 PC10 Port C, Pin10 170 PC11 Port C, Pin11 171 PC12 Port C, Pin12 172 PC13 Port C, Pin13 173 PC14 Port C, Pin14 174 PC15 Port C, Pin15 175 PD0 Port D, Pin0 176 PD1 Port D, Pin1 177 PD2 Port D, Pin2 178 PD3 Port D, Pin3 179 PD4 Port D, Pin4 180 PD5 Port D, Pin5 181 PD6 Port D, Pin6 182 PD7 Port D, Pin7 183 PD8 Port D, Pin8 184 PD9 Port D, Pin9 185 PD10 Port D, Pin10 186 PD11 Port D, Pin11 187 PD12 Port D, Pin12 188 PD13 Port D, Pin13 189 PD14 Port D, Pin14 190 PD15 Port D, Pin15 191 VREFDIV VREF division 16 6 read-write CSRESSEL Capacitive Sense Mode Internal Resistor 28 3 read-write RES0 Internal capacitive sense resistor value 0 0 RES1 Internal capacitive sense resistor value 1 1 RES2 Internal capacitive sense resistor value 2 2 RES3 Internal capacitive sense resistor value 3 3 RES4 Internal capacitive sense resistor value 4 4 RES5 Internal capacitive sense resistor value 5 5 RES6 Internal capacitive sense resistor value 6 6 STATUS No Description 0x018 read-only 0x00000000 0x0000001D ACMPOUT Analog Comparator Output 0 1 read-only ACMPRDY Analog Comparator Ready 2 1 read-only INPUTCONFLICT INPUT conflict 3 1 read-only PORTALLOCERR Port allocation error 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F RISE Rising Edge Triggered Interrupt Flag 0 1 read-write FALL Falling Edge Triggered Interrupt Flag 1 1 read-write ACMPRDY ACMP ready Interrupt flag 2 1 read-write INPUTCONFLICT Input conflict 3 1 read-write PORTALLOCERR Port allocation error 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F RISE Rising edge interrupt enable 0 1 read-write FALL Falling edge interrupt enable 1 1 read-write ACMPRDY ACMP ready interrupt enable 2 1 read-write INPUTCONFLICT Input conflict interrupt enable 3 1 read-write PORTALLOCERR Port allocation error interrupt enable 4 1 read-write SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 INPUTCTRL Syncbusy for INPUTCTRL 0 1 read-only AMUXCP0_NS 1 AMUXCP0_NS Registers 0x59020000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only CTRL Control 0x008 read-write 0x00000000 0x00000033 FORCEHP Force High Power 0 1 read-write FORCELP Force Low Power 1 1 read-write FORCERUN Force run 4 1 read-write FORCESTOP Force stop 5 1 read-write STATUS Status 0x00C read-only 0x00000000 0x00000003 RUN running 0 1 read-only HICAP high cap 1 1 read-only TEST Test 0x010 read-write 0x00000000 0x80003313 SYNCCLK Sync Clock 0 1 read-write SYNCMODE Sync Mode 1 1 read-write FORCEREQUEST Force Request 4 1 read-write FORCEHICAP Force high capacitance driver 8 1 read-write FORCELOCAP Force low capacitance driver 9 1 read-write FORCEBOOSTON Force Boost On 12 1 read-write FORCEBOOSTOFF Force Boost Off 13 1 read-write STATUSEN Enable write to status bits 31 1 read-write TRIM Trim 0x014 read-write 0x77E44AA1 0x77FFEFFF WARMUPTIME Warm up time 0 2 read-write WUCYCLES72 Warm up cycle = 72; 3.6us @20 MHz 0 WUCYCLES96 Warm up cycle = 96; 4.8us @ 20 MHz 1 WUCYCLES128 Warm up cycle = 128; 6.4us @ 20 MHz 2 WUCYCLES160 Warm up cycle = 160; 8.0us @ 20 MHz 3 FLOATVDDCPLO Float VDDCP Low Power 2 1 read-write FLOATVDDCPHI Float VDDCP High Power 3 1 read-write BYPASSDIV2LO Bypass Div2 Low Power 4 1 read-write BYPASSDIV2HI Bypass Div2 High Power 5 1 read-write BUMP0P5XLO Bump 0.5X Low Power 6 1 read-write BUMP0P5XHI Bump 0.5X High Power 7 1 read-write BIAS2XLO Bias 2x Low Power 8 1 read-write BIAS2XHI Bias 2x High Power 9 1 read-write VOLTAGECTRLLO Charge Pump Voltage Control Low Power 10 2 read-write VOLTAGECTRLHI Charge Pump Voltage Control High Power 13 2 read-write BIASCTRLLO Bias Control Low Power 15 3 read-write BIASCTRLLOCONT Bias Control Low Power Continuous 18 3 read-write BIASCTRLHI Bias Control High Power 21 3 read-write PUMPCAPLO Pump Cap Low Power 24 3 read-write PUMPCAPHI Pump Cap High Power 28 3 read-write VDAC0_NS 1 VDAC0_NS Registers 0x59024000 0x00000000 0x00001000 registers VDAC 55 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN VDAC Module Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x20000000 0x7F773FBF DIFF Differential Mode 0 1 read-write SINGLEENDED Single ended output 0 DIFFERENTIAL Differential output 1 SINEMODE Sine Mode 1 1 read-write DISSINEMODE Sine mode disabled. Sine reset to 0 degrees 0 ENSINEMODE Sine mode enabled 1 SINERESET Sine Wave Reset When inactive 2 1 read-write CH0PRESCRST Channel 0 Start Reset Prescaler 3 1 read-write NORESETPRESC Prescaler not reset on channel 0 start 0 RESETPRESC Prescaler reset on channel 0 start 1 REFRSEL Reference Selection 4 2 read-write V125 Internal 1.25 V bandgap reference 0 V25 Internal 2.5 V bandgap reference 1 VDD AVDD reference 2 EXT External pin reference 3 PRESC Prescaler Setting for DAC clock 7 7 read-write TIMEROVRFLOWPERIOD Internal Timer Overflow Period 16 3 read-write CYCLES2 The Timer overflows every 2 Prescaled CLK_DAC cycles 0 CYCLES4 The Timer overflows every 4 Prescaled CLK_DAC cycles 1 CYCLES8 The Timer overflows every 8 Prescaled CLK_DAC cycles 2 CYCLES16 The Timer overflows every 16 Prescaled CLK_DAC cycles 3 CYCLES32 The Timer overflows every 32 Prescaled CLK_DAC cycles 4 CYCLES64 The Timer overflows every 64 Prescaled CLK_DAC cycles 5 REFRESHPERIOD Refresh Timer Overflow Period 20 3 read-write CYCLES2 All channels with enabled refresh are refreshed every 2 CLK_REFRESH cycles 0 CYCLES4 All channels with enabled refresh are refreshed every 4 CLK_REFRESH cycles 1 CYCLES8 All channels with enabled refresh are refreshed every 8 CLK_REFRESH cycles 2 CYCLES16 All channels with enabled refresh are refreshed every 16 CLK_REFRESH cycles 3 CYCLES32 All channels with enabled refresh are refreshed every 32 CLK_REFRESH cycles 4 CYCLES64 All channels with enabled refresh are refreshed every 64 CLK_REFRESH cycles 5 CYCLES128 All channels with enabled refresh are refreshed every 128 CLK_REFRESH cycles 6 CYCLES256 All channels with enabled refresh are refreshed every 256 CLK_REFRESH cycles 7 BIASKEEPWARM Bias Keepwarm Mode Enable 24 1 read-write DMAWU VDAC DMA Wakeup 25 1 read-write ONDEMANDCLK Always allow clk_dac 26 1 read-write DBGHALT Debug Halt 27 1 read-write NORMAL Continue operation as normal during debug mode 0 HALT Complete the current conversion and then halt during debug mode 1 WARMUPTIME DAC Warmup Time 28 3 read-write STATUS No Description 0x010 read-only 0x00000000 0xFCDBF333 CH0ENS Channel 0 Enabled Status 0 1 read-only CH1ENS Channel 1 Enabled Status 1 1 read-only CH0WARM Channel 0 Warmed Status 4 1 read-only CH1WARM Channel 1 Warmed Status 5 1 read-only CH0FIFOFULL Channel 0 FIFO Full Status 8 1 read-only CH1FIFOFULL Channel 1 FIFO Full Status 9 1 read-only CH0FIFOCNT Channel 0 FIFO Valid Count 12 3 read-only CH1FIFOCNT Channel 1 FIFO Valid Count 15 3 read-only CH0CURRENTSTATE Channel 0 Current Status 19 1 read-only CH1CURRENTSTATE Channel 1 Current Status 20 1 read-only CH0FIFOEMPTY Channel 0 FIFO Empty Status 22 1 read-only CH1FIFOEMPTY Channel 1 FIFO Empty Status 23 1 read-only CH0FIFOFLBUSY CH0 WFIFO Flush Sync Busy 26 1 read-only CH1FIFOFLBUSY CH1 WFIFO Flush Sync Busy 27 1 read-only ABUSINPUTCONFLICT ABUS Input Conflict Status 28 1 read-only SINEACTIVE Sine Wave Output Status on Channel 29 1 read-only ABUSALLOCERR ABUS Allocation Error Status 30 1 read-only SYNCBUSY Sync Busy Combined 31 1 read-only CH0CFG No Description 0x014 read-write 0x00000010 0x00015B75 CONVMODE Channel 0 Conversion Mode 0 1 read-write CONTINUOUS DAC channel 0 is set in continuous mode 0 SAMPLEOFF DAC channel 0 is set in sample/shut off mode 1 POWERMODE Channel 0 Power Mode 2 1 read-write HIGHPOWER Default is High Power Mode 0 LOWPOWER Set this bit for Low Power Mode 1 TRIGMODE Channel 0 Trigger Mode 4 3 read-write NONE No Conversion Trigger Source Selected for Channel 0 0 SW Channel 0 is triggered by Channel 0 FIFO (CH0F) write 1 SYNCPRS Channel 0 is triggered by Sync PRS input. PRS Trigger should have the same clock group as VDAC. 2 LESENSE Channel 0 is triggered by LESENSE 3 INTERNALTIMER Channel 0 is triggered by Internal Timer Overflow 4 ASYNCPRS Channel 0 is triggered by Async PRS input 5 REFRESHSOURCE Channel 0 Refresh Source 8 2 read-write NONE No Refresh Source Selected for Channel 0. 0 REFRESHTIMER Channel 0 Refresh triggered by Refresh Timer Overflow 1 SYNCPRS Channel 0 Refresh triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC. 2 ASYNCPRS Channel 0 Refresh triggered by Async PRS 3 FIFODVL Channel 0 FIFO Low Watermark 11 2 read-write HIGHCAPLOADEN Channel 0 High Cap Load Mode Enable 14 1 read-write KEEPWARM Channel 0 Keepwarm Mode Enable 16 1 read-write CH1CFG No Description 0x018 read-write 0x00000010 0x00015B75 CONVMODE Channel 1 Conversion Mode 0 1 read-write CONTINUOUS DAC channel 1 is set in continuous mode 0 SAMPLEOFF DAC channel 1 is set in sample/shut off mode 1 POWERMODE Channel 1 Power Mode 2 1 read-write HIGHPOWER Default is High Power Mode 0 LOWPOWER Set this bit for Low Power Mode 1 TRIGMODE Channel 1 Trigger Mode 4 3 read-write NONE No Conversion Trigger Source Selected for Channel 1 0 SW Channel 1 is triggered by Channel 1 FIFO (CH1F) write 1 SYNCPRS Channel 1 is triggered by Sync PRS input.PRS Trigger should have the same clock group as VDAC. 2 INTERNALTIMER Channel 1 is triggered by Internal Timer Overflow 4 ASYNCPRS Channel 1 is triggered by Async PRS input 5 REFRESHSOURCE Channel 1 Refresh Source 8 2 read-write NONE No Refresh Source Selected 0 REFRESHTIMER CH1 Refresh Triggered by Refresh Timer Overflow 1 SYNCPRS CH1 Refresh Triggered by Sync PRS. PRS Trigger should have the same clock group as VDAC. 2 ASYNCPRS CH1 Refresh Triggered by Async PRS 3 FIFODVL Channel 1 FIFO Low Watermark 11 2 read-write HIGHCAPLOADEN Channel 1 High Cap Load Mode Enable 14 1 read-write KEEPWARM Channel 1 Keepwarm Mode Enable 16 1 read-write CMD No Description 0x01C write-only 0x00000000 0x00000F33 CH0EN DAC Channel 0 Enable 0 1 write-only CH0DIS DAC Channel 0 Disable 1 1 write-only CH1EN DAC Channel 1 Enable 4 1 write-only CH1DIS DAC Channel 1 Disable 5 1 write-only CH0FIFOFLUSH CH0 WFIFO Flush 8 1 write-only CH1FIFOFLUSH CH1 WFIFO Flush 9 1 write-only SINEMODESTART Start Sine Wave Generation 10 1 write-only SINEMODESTOP Stop Sine Wave Generation 11 1 write-only IF No Description 0x020 read-write 0x00000000 0x04340333 CH0CD CH0 Conversion Done Interrupt Flag 0 1 read-write CH1CD CH1 Conversion Done Interrupt Flag 1 1 read-write CH0OF CH0 Data Overflow Interrupt Flag 4 1 read-write CH1OF CH1 Data Overflow Interrupt Flag 5 1 read-write CH0UF CH0 Data Underflow Interrupt Flag 8 1 read-write CH1UF CH1 Data Underflow Interrupt Flag 9 1 read-write ABUSALLOCERR ABUS Port Allocation Error Flag 18 1 read-write CH0DVL CH0 Data Valid Level Interrupt Flag 20 1 read-write CH1DVL CH1 Data Valid Level Interrupt Flag 21 1 read-write ABUSINPUTCONFLICT ABUS Input Conflict Error Flag 26 1 read-write IEN No Description 0x024 read-write 0x00000000 0x04340333 CH0CD CH0 Conversion Done Interrupt Flag 0 1 read-write CH1CD CH1 Conversion Done Interrupt Flag 1 1 read-write CH0OF CH0 Data Overflow Interrupt Flag 4 1 read-write CH1OF CH1 Data Overflow Interrupt Flag 5 1 read-write CH0UF CH0 Data Underflow Interrupt Flag 8 1 read-write CH1UF CH1 Data Underflow Interrupt Flag 9 1 read-write ABUSALLOCERR ABUS Allocation Error Interrupt Flag 18 1 read-write CH0DVL CH0 Data Valid Level Interrupt Flag 20 1 read-write CH1DVL CH1 Data Valid Level Interrupt Flag 21 1 read-write ABUSINPUTCONFLICT ABUS Input Conflict Interrupt Flag 26 1 read-write CH0F No Description 0x028 write-only 0x00000000 0x00000FFF DATA Channel 0 Data 0 12 write-only CH1F No Description 0x02C write-only 0x00000000 0x00000FFF DATA Channel 1 Data 0 12 write-only OUTCTRL No Description 0x030 read-write 0x00000000 0x7FDFF333 MAINOUTENCH0 CH0 Main Output Enable 0 1 read-write MAINOUTENCH1 CH1 Main Output Enable 1 1 read-write AUXOUTENCH0 CH0 Alternative Output Enable 4 1 read-write AUXOUTENCH1 CH1 Alternative Output Enable 5 1 read-write SHORTCH0 CH1 Main and Alternative Output Short 8 1 read-write SHORTCH1 CH0 Main and Alternative Output Short 9 1 read-write ABUSPORTSELCH0 CH0 ABUS Port Select 12 3 read-write NONE No GPIO Selected for CH0 ABUS Output 0 PORTA Port A Selected 1 PORTB Port B Selected 2 PORTC Port C Selected 3 PORTD Port D Selected 4 ABUSPINSELCH0 CH0 ABUS Pin Select 15 6 read-write ABUSPORTSELCH1 CH1 ABUS Port Select 22 3 read-write NONE No GPIO Selected for CH1 ABUS Output 0 PORTA Port A Selected 1 PORTB Port B Selected 2 PORTC Port C Selected 3 PORTD Port D Selected 4 ABUSPINSELCH1 CH1 ABUS Pin Select 25 6 read-write OUTTIMERCFG No Description 0x034 read-write 0x00000000 0x01FF83FF CH0OUTHOLDTIME CH0 Output Hold Time 0 10 read-write CH1OUTHOLDTIME CH1 Output Hold Time 15 10 read-write PCNT0_NS 1 PCNT0_NS Registers 0x59030000 0x00000000 0x00001000 registers PCNT0 56 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP VERSION 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN PCNT Module Enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG No Description 0x00C read-write 0x00000000 0x00000377 MODE Mode Select 0 3 read-write OVSSINGLE Single input EM23GRPACLK oversampling mode (available in EM0-EM3). 0 EXTCLKSINGLE Externally clocked single input counter mode (available in EM0-EM3). 1 EXTCLKQUAD Externally clocked quadrature decoder mode (available in EM0-EM3). 2 OVSQUAD1X EM23GRPACLK oversampling quadrature decoder 1X mode (available in EM0-EM3). 3 OVSQUAD2X EM23GRPACLK oversampling quadrature decoder 2X mode (available in EM0-EM3). 4 OVSQUAD4X EM23GRPACLK oversampling quadrature decoder 4X mode (available in EM0-EM3). 5 DEBUGHALT Debug Mode Halt Enable 4 1 read-write DISABLE PCNT is running in debug mode. 0 ENABLE PCNT is frozen in debug mode. 1 FILTEN Enable Digital Pulse Width Filter 5 1 read-write HYST Enable Hysteresis 6 1 read-write S0PRSEN S0IN PRS Enable 8 1 read-write S1PRSEN S1IN PRS Enable 9 1 read-write CTRL No Description 0x010 read-write 0x00000000 0x000000F7 S1CDIR Count Direction Determined By S1 0 1 read-write CNTDIR Non-Quadrature Mode Counter Direction Co 1 1 read-write UP Up counter mode. 0 DOWN Down counter mode. 1 EDGE Edge Select 2 1 read-write POS Positive edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Does not invert PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes 0 NEG Negative edges on the PCNTn_S0IN inputs are counted in OVSSINGLE mode. Inverts the PCNTn_S1IN input in OVSSINGLE and EXTCLKSINGLE modes 1 CNTEV Controls When the Counter Counts 4 2 read-write BOTH Counts up on up-count and down on down-count events. 0 UP Only counts up on up-count events. 1 DOWN Only counts down on down-count events. 2 AUXCNTEV Controls When the Aux Counter Counts 6 2 read-write BOTH Counts up on both up-count and down-count events. 0 UP Counts up on up-count events. 1 DOWN Counts up on down-count events. 2 CMD No Description 0x014 write-only 0x00000000 0x00000F17 CORERST PCNT Clock Domain Reset 0 1 write-only CNTRST CNT Reset 1 1 write-only AUXCNTRST AUXCNT Reset 2 1 write-only LCNTIM Load CNT Immediately 4 1 write-only STARTCNT Start Main Counter 8 1 write-only STARTAUXCNT Start Aux Counter 9 1 write-only STOPCNT Stop Main Counter 10 1 write-only STOPAUXCNT Stop Aux Counter 11 1 write-only STATUS No Description 0x018 read-only 0x00000000 0x0000001F DIR Current Counter Direction 0 1 read-only UP Up counter mode (clockwise in EXTCLKQUAD mode with the EDGE bit in PCNTn_CTRL set to 0). 0 DOWN Down counter mode. 1 TOPBV TOP Buffer Valid 1 1 read-only PCNTLOCKSTATUS Lock Status 2 1 read-only UNLOCKED PCNT registers are unlocked 0 LOCKED PCNT registers are locked 1 CNTRUNNING Main Counter running status 3 1 read-only AUXCNTRUNNING Aux Counter running status 4 1 read-only IF No Description 0x01C read-write 0x00000000 0x0000001F UF Underflow Interrupt Read Flag 0 1 read-write OF Overflow Interrupt Read Flag 1 1 read-write DIRCNG Direction Change Detect Interrupt Flag 2 1 read-write AUXOF Auxiliary Overflow Interrupt Read Flag 3 1 read-write OQSTERR Oversampling Quad State Err Int Flag 4 1 read-write IEN No Description 0x020 read-write 0x00000000 0x0000001F UF Underflow Interrupt Read Flag 0 1 read-write OF Overflow Interrupt Read Flag 1 1 read-write DIRCNG Direction Change Detect Interrupt Flag 2 1 read-write AUXOF Auxiliary Overflow Interrupt Read Flag 3 1 read-write OQSTERR Oversampling Quad State Err Int Flag 4 1 read-write CNT No Description 0x024 read-only 0x00000000 0x0000FFFF CNT Counter Value 0 16 read-only AUXCNT No Description 0x028 read-only 0x00000000 0x0000FFFF AUXCNT Auxiliary Counter Value 0 16 read-only TOP No Description 0x02C read-write 0x000000FF 0x0000FFFF TOP Counter Top Value 0 16 read-write TOPB No Description 0x030 read-write 0x000000FF 0x0000FFFF TOPB Counter Top Buffer Register 0 16 read-write OVSCTRL No Description 0x034 read-write 0x00000000 0x000010FF FILTLEN Configure Filter Length for Inputs S0IN 0 8 read-write FLUTTERRM Flutter Remove 12 1 read-write SYNCBUSY No Description 0x038 read-only 0x00000000 0x0000001F CTRL CTRL Register Busy 0 1 read-only CMD CMD Register Busy 1 1 read-only TOP TOP Register Busy 2 1 read-only TOPB TOPB Register Busy 3 1 read-only OVSCTRL OVSCTRL Register Busy 4 1 read-only LOCK No Description 0x03C write-only 0x00000000 0x0000FFFF PCNTLOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write to unock PCNT lockable registers 42976 LESENSE_NS 1 LESENSE_NS Registers 0x59038000 0x00000000 0x00001000 registers IPVERSION IPVERSION 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IPVERSION 0 32 read-only EN Global Enable of LESENSE functions 0x004 read-write 0x00000000 0x00000003 EN Enable 0 1 read-write DISABLE Disable 0 ENABLE Enable 1 DISABLING Disabling 1 1 read-only SWRST No Description 0x008 read-write 0x00000000 0x00000003 SWRST Software reset command 0 1 write-only RESETTING Software reset busy status 1 1 read-only CFG Configuration Register 0x00C read-write 0x00000000 0x00020FEF SCANMODE Configure scan mode 0 2 read-write PERIODIC A new scan is started each time the period counter overflows 0 ONESHOT A single scan is performed when START in CMD is set 1 PRS Pulse on PRS channel 2 SCANCONF Select scan configuration 2 2 read-write DIRMAP The channel configuration register registers used are directly mapped to the channel number. 0 INVMAP The channel configuration register registers used are CH<subscript>X+8</subscript>_CONF for channels 0-7 and CH<subscript>X-8</subscript>_CONF for channels 8-15. 1 TOGGLE The channel configuration register registers used toggles between CH<subscript>X</subscript>_CONF and CH<subscript>X+8</subscript>_CONF when channel x triggers 2 DECDEF The decoder state defines the CONF registers to be used. 3 DUALSAMPLE Enable dual sample mode 5 1 read-write STRSCANRES Enable storing of SCANRES 6 1 read-write DMAWU DMA wake-up from EM2 7 1 read-write DISABLE No DMA wake-up from EM2 0 ENABLE DMA wake-up from EM2 when FIFO count is greater or equal to RESFIDL 1 RESFIDL Result FIFO level 8 4 read-write DEBUGRUN Debug Mode Run Enable 17 1 read-write X0 LESENSE can not start new scans in debug mode 0 X1 LESENSE can start new scans in debug mode 1 TIMCTRL Timing Control Register 0x010 read-write 0x00000000 0x10CFF773 AUXPRESC Prescaling factor for high frequency tim 0 2 read-write DIV1 High frequency timer is clocked at LESENSEHFCLK/1 0 DIV2 High frequency timer is clocked at LESENSEHFCLK/2 1 DIV4 High frequency timer is clocked at LESENSEHFCLK/4 2 DIV8 High frequency timer is clocked at LESENSEHFCLK/8 3 LFPRESC Prescaling factor for low frequency time 4 3 read-write DIV1 Low frequency timer is clocked with LESENSECLK/1 0 DIV2 Low frequency timer is clocked with LESENSECLK/2 1 DIV4 Low frequency timer is clocked with LESENSECLK/4 2 DIV8 Low frequency timer is clocked with LESENSECLK/8 3 DIV16 Low frequency timer is clocked with LESENSECLK/16 4 DIV32 Low frequency timer is clocked with LESENSECLK/32 5 DIV64 Low frequency timer is clocked with LESENSECLK/64 6 DIV128 Low frequency timer is clocked with LESENSECLK/128 7 PCPRESC Period counter prescaling 8 3 read-write DIV1 The period counter clock frequency is LESENSECLK/1 0 DIV2 The period counter clock frequency is LESENSECLK/2 1 DIV4 The period counter clock frequency is LESENSECLK/4 2 DIV8 The period counter clock frequency is LESENSECLK/8 3 DIV16 The period counter clock frequency is LESENSECLK/16 4 DIV32 The period counter clock frequency is LESENSECLK/32 5 DIV64 The period counter clock frequency is LESENSECLK/64 6 DIV128 The period counter clock frequency is LESENSECLK/128 7 PCTOP Period counter top value 12 8 read-write STARTDLY Start delay configuration 22 2 read-write AUXSTARTUP AUX startup config 28 1 read-write PREDEMAND Request oscillator .5 LESENSECLK cycle before sensing starts 0 ONDEMAND Request oscillator at sensing time 1 PERCTRL Peripheral Control Register 0x014 read-write 0x00000000 0x03500144 DACCH0DATA DAC CH0 data selection. 2 1 read-write DACDATA DAC data is defined by CH0DATA in the DAC interface. 0 THRES DAC data is defined by THRES in CHx_INTERACT. 1 DACSTARTUP DAC startup configuration 6 1 read-write FULLCYCLE DAC is started a full LESENSECLK before sensor interaction starts. 0 HALFCYCLE DAC is started half a LESENSECLK cycle before sensor interaction starts. 1 DACCONVTRIG DAC conversion trigger configuration 8 1 read-write CHANNELSTART DAC is enabled before every LESENSE channle measurement. 0 SCANSTART DAC is only enabled once per scan. 1 ACMP0MODE ACMP0 mode 20 1 read-write MUX LESENSE controls POSSEL of ACMP0 0 MUXTHRES LESENSE controls POSSEL and reference divider of ACMP0 1 ACMP1MODE ACMP1 mode 22 1 read-write MUX LESENSE controls the POSSEL of ACMP1 0 MUXTHRES LESENSE POSSEL and reference divider of ACMP1 1 ACMP0INV Invert analog comparator 0 output 24 1 read-write ACMP1INV Invert analog comparator 1 output 25 1 read-write DECCTRL Decoder control Register 0x018 read-write 0x00000000 0x000000FD DECDIS Disable the decoder 0 1 read-write INTMAP Enable decoder to channel interrupt map 2 1 read-write HYSTPRS0 Enable decoder hysteresis on PRS0 output 3 1 read-write HYSTPRS1 Enable decoder hysteresis on PRS1 output 4 1 read-write HYSTPRS2 Enable decoder hysteresis on PRS2 output 5 1 read-write HYSTIRQ Enable decoder hysteresis on interrupt r 6 1 read-write PRSCNT Enable count mode on decoder PRS channel 7 1 read-write EVALCTRL LESENSE evaluation control 0x01C read-write 0x00000000 0x0000FFFF WINSIZE Sliding window and step detection size 0 16 read-write PRSCTRL PRS control register 0x020 read-write 0x00000000 0x00011F1F DECCMPVAL Decoder state compare value 0 5 read-write DECCMPMASK Decoder state compare value mask 8 5 read-write DECCMPEN Enable PRS output DECCMP 16 1 read-write CMD Command Register 0x024 write-only 0x00000000 0x0000000F START Start scanning of sensors. 0 1 write-only STOP Stop scanning of sensors 1 1 write-only DECODE Start decoder 2 1 write-only CLEARBUF Clear result buffer 3 1 write-only CHEN Channel enable Register 0x028 read-write 0x00000000 0x0000FFFF CHEN Enable scan channel 0 16 read-write SCANRES Scan result register 0x02C read-only 0x00000000 0xFFFFFFFF SCANRES Scan results 0 16 read-only STEPDIR Direction of previous step detection 16 16 read-only STATUS Status Register 0x030 read-only 0x00000000 0x0000007B RESFIFOV Result fifo valid 0 1 read-only RESFIFOFULL Result fifo full 1 1 read-only SCANACTIVE LESENSE scan active 3 1 read-only RUNNING LESENSE periodic counter running 4 1 read-only READBUSY FIFO Read Busy 5 1 read-only FLUSHING FIFO Flushing 6 1 read-only RESCOUNT Result FIFO Count 0x034 read-only 0x00000000 0x0000001F COUNT Result Fifo Count 0 5 read-only RESFIFO Result Fifo 0x038 read-only 0x00000000 0x000FFFFF BUFDATASRC Result data and source 0 20 read-only CURCH Current channel index 0x03C read-only 0x00000000 0x0000000F CURCH Shows the index of the current channel 0 4 read-only DECSTATE Current decoder state 0x040 read-only 0x00000000 0x0000001F DECSTATE Shows the current decoder state 0 5 read-only SENSORSTATE Decoder input register 0x044 read-only 0x00000000 0x0000000F SENSORSTATE Sensor State 0 4 read-only IDLECONF GPIO Idle phase configuration 0x048 read-write 0x00000000 0xFFFFFFFF CHIDLE0 Channel IDLE configuration 0 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE1 Channel IDLE configuration 2 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE2 Channel IDLE configuration 4 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE3 Channel IDLE configuration 6 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE4 Channel IDLE configuration 8 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE5 Channel IDLE configuration 10 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE6 Channel IDLE configuration 12 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE7 Channel IDLE configuration 14 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE8 Channel IDLE configuration 16 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE9 Channel IDLE configuration 18 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE10 Channel IDLE configuration 20 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE11 Channel IDLE configuration 22 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE12 Channel IDLE configuration 24 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE13 Channel IDLE configuration 26 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE14 Channel IDLE configuration 28 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 CHIDLE15 Channel IDLE configuration 30 2 read-write DISABLE CH0 output is disabled in idle phase 0 HIGH CH0 output is high in idle phase 1 LOW CH0 output is low in idle phase 2 DAC CH0 output is connected to DAC output in idle phase 3 SYNCBUSY Synchronization Busy Register 0x050 read-only 0x00000000 0x00000001 CMD Command 0 1 read-only IF Interrupt Flags 0x060 read-write 0x00000000 0x003FFFFF CH0 Channel 0 1 read-write CH1 Channel 1 1 read-write CH2 Channel 2 1 read-write CH3 Channel 3 1 read-write CH4 Channel 4 1 read-write CH5 Channel 5 1 read-write CH6 Channel 6 1 read-write CH7 Channel 7 1 read-write CH8 Channel 8 1 read-write CH9 Channel 9 1 read-write CH10 Channel 10 1 read-write CH11 Channel 11 1 read-write CH12 Channel 12 1 read-write CH13 Channel 13 1 read-write CH14 Channel 14 1 read-write CH15 Channel 15 1 read-write SCANDONE Scan Done 16 1 read-write DEC Decoder 17 1 read-write RESWL Result Watermark Level 18 1 read-write RESOF Result Overflow 19 1 read-write CNTOF Counter Overflow 20 1 read-write RESUF Result Underflow 21 1 read-write IEN Interrupt Enables 0x064 read-write 0x00000000 0x003FFFFF CH0 Channel 0 1 read-write CH1 Channel 1 1 read-write CH2 Channel 2 1 read-write CH3 Channel 3 1 read-write CH4 Channel 4 1 read-write CH5 Channel 5 1 read-write CH6 Channel 6 1 read-write CH7 Channel 7 1 read-write CH8 Channel 8 1 read-write CH9 Channel 9 1 read-write CH10 Channel 10 1 read-write CH11 Channel 11 1 read-write CH12 Channel 12 1 read-write CH13 Channel 13 1 read-write CH14 Channel 14 1 read-write CH15 Channel 15 1 read-write SCANDONE Scan Complete 16 1 read-write DEC Decoder 17 1 read-write RESWL Result Watermark Level 18 1 read-write RESOF Result Overflow 19 1 read-write CNTOF Counter Overflow 20 1 read-write RESUF Result Underflow 21 1 read-write CH0_TIMING No Description 0x100 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH0_INTERACT No Description 0x104 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH0_EVALCFG No Description 0x108 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH0_EVALTHRES No Description 0x10C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH1_TIMING No Description 0x110 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH1_INTERACT No Description 0x114 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH1_EVALCFG No Description 0x118 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH1_EVALTHRES No Description 0x11C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH2_TIMING No Description 0x120 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH2_INTERACT No Description 0x124 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH2_EVALCFG No Description 0x128 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH2_EVALTHRES No Description 0x12C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH3_TIMING No Description 0x130 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH3_INTERACT No Description 0x134 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH3_EVALCFG No Description 0x138 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH3_EVALTHRES No Description 0x13C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH4_TIMING No Description 0x140 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH4_INTERACT No Description 0x144 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH4_EVALCFG No Description 0x148 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH4_EVALTHRES No Description 0x14C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH5_TIMING No Description 0x150 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH5_INTERACT No Description 0x154 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH5_EVALCFG No Description 0x158 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH5_EVALTHRES No Description 0x15C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH6_TIMING No Description 0x160 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH6_INTERACT No Description 0x164 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH6_EVALCFG No Description 0x168 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH6_EVALTHRES No Description 0x16C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH7_TIMING No Description 0x170 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH7_INTERACT No Description 0x174 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH7_EVALCFG No Description 0x178 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH7_EVALTHRES No Description 0x17C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH8_TIMING No Description 0x180 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH8_INTERACT No Description 0x184 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH8_EVALCFG No Description 0x188 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH8_EVALTHRES No Description 0x18C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH9_TIMING No Description 0x190 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH9_INTERACT No Description 0x194 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH9_EVALCFG No Description 0x198 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH9_EVALTHRES No Description 0x19C read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH10_TIMING No Description 0x1A0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH10_INTERACT No Description 0x1A4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH10_EVALCFG No Description 0x1A8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH10_EVALTHRES No Description 0x1AC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH11_TIMING No Description 0x1B0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH11_INTERACT No Description 0x1B4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH11_EVALCFG No Description 0x1B8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH11_EVALTHRES No Description 0x1BC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH12_TIMING No Description 0x1C0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH12_INTERACT No Description 0x1C4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH12_EVALCFG No Description 0x1C8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH12_EVALTHRES No Description 0x1CC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH13_TIMING No Description 0x1D0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH13_INTERACT No Description 0x1D4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH13_EVALCFG No Description 0x1D8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH13_EVALTHRES No Description 0x1DC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH14_TIMING No Description 0x1E0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH14_INTERACT No Description 0x1E4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH14_EVALCFG No Description 0x1E8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH14_EVALTHRES No Description 0x1EC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write CH15_TIMING No Description 0x1F0 read-write 0x00000000 0x00FFFFFF EXTIME Set excitation time 0 6 read-write SAMPLEDLY Set sample delay 6 8 read-write MEASUREDLY Set measure delay 14 10 read-write CH15_INTERACT No Description 0x1F4 read-write 0x00000000 0x3FFF0FFF THRES ACMP threshold or DAC data 0 12 read-write EXMODE Set GPIO mode 16 2 read-write DISABLE Disabled 0 HIGH Push Pull, GPIO is driven high 1 LOW Push Pull, GPIO is driven low 2 DACOUT DAC output 3 ALTEX Use alternative excite pin 18 1 read-write SAMPLECLK Select clock used for timing of sample d 19 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 EXCLK Select clock used for excitation timing 20 1 read-write LFACLK LFACLK will be used for timing 0 AUXHFRCO AUXHFRCO will be used for timing 1 SETIF Enable interrupt generation 21 3 read-write NONE No interrupt is generated 0 LEVEL Set interrupt flag if the sensor triggers. 1 POSEDGE Set interrupt flag on positive edge of the sensor state 2 NEGEDGE Set interrupt flag on negative edge of the sensor state 3 BOTHEDGES Set interrupt flag on both edges of the sensor state 4 OFFSET OFFSET for IADC/ACMP interaction 24 4 read-write SAMPLE Sample mode Selection 28 2 read-write ACMPCOUNT 0 ACMP 1 ADC 2 ADCDIFF 3 CH15_EVALCFG No Description 0x1F8 read-write 0x00000000 0x0000037C DECODE Send result to decoder 2 1 read-write COMP Select mode for threshold comparison 3 1 read-write LESS Comparison evaluates to 1 if sensor data is less than CTRTHRESHOLD, or if the ACMP output is 0 0 GE Comparison evaluates to 1 if sensor data is greater than, or equal to CTRTHRESHOLD, or if the ACMP output is 1 1 STRSAMPLE Enable storing of sensor sample in resul 4 2 read-write DISABLE Nothing will be stored in the result buffer. 0 DATA The sensor sample data will be stored in the result buffer. 1 DATASRC The data source, i.e. the channel, will be stored alongside the sensor sample data. 2 SCANRESINV Enable inversion of result 6 1 read-write MODE Configure evaluation mode 8 2 read-write THRES Threshold comparison is used to evaluate sensor result 0 SLIDINGWIN Sliding window is used to evaluate sensor result 1 STEPDET Step detection is used to evaluate sensor result 2 CH15_EVALTHRES No Description 0x1FC read-write 0x00000000 0x0000FFFF EVALTHRES Threshold 0 16 read-write ST0_ARC No Description 0x200 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST1_ARC No Description 0x204 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST2_ARC No Description 0x208 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST3_ARC No Description 0x20C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST4_ARC No Description 0x210 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST5_ARC No Description 0x214 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST6_ARC No Description 0x218 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST7_ARC No Description 0x21C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST8_ARC No Description 0x220 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST9_ARC No Description 0x224 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST10_ARC No Description 0x228 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST11_ARC No Description 0x22C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST12_ARC No Description 0x230 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST13_ARC No Description 0x234 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST14_ARC No Description 0x238 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST15_ARC No Description 0x23C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST16_ARC No Description 0x240 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST17_ARC No Description 0x244 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST18_ARC No Description 0x248 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST19_ARC No Description 0x24C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST20_ARC No Description 0x250 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST21_ARC No Description 0x254 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST22_ARC No Description 0x258 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST23_ARC No Description 0x25C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST24_ARC No Description 0x260 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST25_ARC No Description 0x264 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST26_ARC No Description 0x268 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST27_ARC No Description 0x26C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST28_ARC No Description 0x270 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST29_ARC No Description 0x274 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST30_ARC No Description 0x278 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST31_ARC No Description 0x27C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST32_ARC No Description 0x280 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST33_ARC No Description 0x284 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST34_ARC No Description 0x288 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST35_ARC No Description 0x28C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST36_ARC No Description 0x290 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST37_ARC No Description 0x294 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST38_ARC No Description 0x298 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST39_ARC No Description 0x29C read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST40_ARC No Description 0x2A0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST41_ARC No Description 0x2A4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST42_ARC No Description 0x2A8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST43_ARC No Description 0x2AC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST44_ARC No Description 0x2B0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST45_ARC No Description 0x2B4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST46_ARC No Description 0x2B8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST47_ARC No Description 0x2BC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST48_ARC No Description 0x2C0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST49_ARC No Description 0x2C4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST50_ARC No Description 0x2C8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST51_ARC No Description 0x2CC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST52_ARC No Description 0x2D0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST53_ARC No Description 0x2D4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST54_ARC No Description 0x2D8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST55_ARC No Description 0x2DC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST56_ARC No Description 0x2E0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST57_ARC No Description 0x2E4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST58_ARC No Description 0x2E8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST59_ARC No Description 0x2EC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST60_ARC No Description 0x2F0 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST61_ARC No Description 0x2F4 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST62_ARC No Description 0x2F8 read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write ST63_ARC No Description 0x2FC read-write 0x00000000 0x003FFFFF SCOMP Sensor compare value 0 4 read-write SMASK Sensor mask 4 4 read-write CURSTATE Current State 8 5 read-write PRSACT Configure transition action in normal mode 13 3 read-write NONE No PRS output generated (if PRSCOUNT == 0), or do not count (if PRSCOUNT == 1). 0 PRS0 Pulse generated on LESENSE PRS output 0 (if PRSCOUNT == 0). 1 UP Count Up (if PRSCOUNT == 1). 1 PRS1 Pulse generated on LESENSE PRS output 1 (if PRSCOUNT == 0). 2 DOWN Count Down (if PRSCOUNT == 1). 2 PRS01 Pulse generated on LESENSE PRS output 0 and 1 (if PRSCOUNT == 0). 3 PRS2 Pulse generated on LESENSE PRS output 2. (PRSCOUNT == 0 OR 1). 4 PRS02 Pulse generated on LESENSE PRS output 0 and 2 (if PRSCOUNT == 0). 5 UPANDPRS2 Count Up and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 5 PRS12 Pulse generated on LESENSE PRS output 1 and 2 (if PRSCOUNT == 0). 6 DOWNANDPRS2 Count Down and Pulse generated on LESENSE PRS output 2 (if PRSCOUNT == 1). 6 PRS012 Pulse generated on LESENSE PRS output 0, 1 and 2 (if PRSCOUNT == 0). 7 NEXTSTATE Next state index 16 5 read-write SETIF Set interrupt flag 21 1 read-write HFRCOEM23_NS 2 HFRCOEM23_NS Registers 0x5A000000 0x00000000 0x00001000 registers HFRCOEM23 47 IPVERSION No Description 0x000 read-only 0x00000002 0xFFFFFFFF IPVERSION IP Version 0 32 read-only CTRL No Description 0x004 read-write 0x00000000 0x00000007 FORCEEN Force Enable 0 1 read-write DISONDEMAND Disable On-demand 1 1 read-write EM23ONDEMAND EM23 On-demand 2 1 read-write CAL No Description 0x008 read-write 0xA8689F7F 0xFFFFBF7F TUNING Tuning Value 0 7 read-write FINETUNING Fine Tuning Value 8 6 read-write LDOHP LDO High Power Mode 15 1 read-write FREQRANGE Frequency Range 16 5 read-write CMPBIAS Comparator Bias Current 21 3 read-write CLKDIV Locally Divide HFRCO Clock Output 24 2 read-write DIV1 Divide by 1. 0 DIV2 Divide by 2. 1 DIV4 Divide by 4. 2 CMPSEL Comparator Load Select 26 2 read-write IREFTC Tempco Trim on Comparator Current 28 4 read-write STATUS No Description 0x00C read-only 0x00000000 0x80010007 RDY Ready 0 1 read-only FREQBSY Frequency Updating Busy 1 1 read-only SYNCBUSY Synchronization Busy 2 1 read-only ENS Enable Status 16 1 read-only LOCK Lock Status 31 1 read-only UNLOCKED HFRCO is unlocked 0 LOCKED HFRCO is locked 1 IF No Description 0x010 read-write 0x00000000 0x00000001 RDY Ready Interrupt Flag 0 1 read-write IEN No Description 0x014 read-write 0x00000000 0x00000001 RDY RDY Interrupt Enable 0 1 read-write LOCK No Description 0x01C write-only 0x00008195 0x0000FFFF LOCKKEY Lock Key 0 16 write-only UNLOCK Unlock code 33173 HFXO0_NS 3 HFXO0_NS Registers 0x5A004000 0x00000000 0x00001000 registers HFXO0 45 IPVERSION No Description 0x000 read-only 0x00000003 0xFFFFFFFF IPVERSION IP Version ID 0 32 read-only XTALCFG No Description 0x010 read-write 0x0BB00820 0x0FFFFFFF COREBIASSTARTUPI Intermediate Startup Core Bias Current 0 6 read-write COREBIASSTARTUP Startup Core Bias Current 6 6 read-write CTUNEXISTARTUP Startup Tuning Capacitance on XI 12 4 read-write CTUNEXOSTARTUP Startup Tuning Capacitance on XO 16 4 read-write TIMEOUTSTEADY Steady State Timeout 20 4 read-write T4US The steady state timeout is set to 16 us minimum. The maximum can be +40%. 0 T16US The steady state timeout is set to 41 us minimum. The maximum can be +40%. 1 T41US The steady state timeout is set to 83 us minimum. The maximum can be +40%. 2 T83US The steady state timeout is set to 125 us minimum. The maximum can be +40%. 3 T125US The steady state timeout is set to 166 us minimum. The maximum can be +40%. 4 T166US The steady state timeout is set to 208 us minimum. The maximum can be +40%. 5 T208US The steady state timeout is set to 250 us minimum. The maximum can be +40%. 6 T250US The steady state timeout is set to 333 us minimum. The maximum can be +40%. 7 T333US The steady state timeout is set to 416 us minimum. The maximum can be +40%. 8 T416US The steady state timeout is set to 500 us minimum. The maximum can be +40%. 9 T500US The steady state timeout is set to 666 us minimum. The maximum can be +40%. 10 T666US The steady state timeout is set to 833 us minimum. The maximum can be +40%. 11 T833US The steady state timeout is set to 1666 us minimum. The maximum can be +40%. 12 T1666US The steady state timeout is set to 2500 us minimum. The maximum can be +40%. 13 T2500US The steady state timeout is set to 4166 us minimum. The maximum can be +40%. 14 T4166US The steady state timeout is set to 7500 us minimum. The maximum can be +40%. 15 TIMEOUTCBLSB Core Bias LSB Change Timeout 24 4 read-write T8US The core bias LSB change timeout is set to 8 us minimum. The maximum can be +40%. 0 T20US The core bias LSB change timeout is set to 20 us minimum. The maximum can be +40%. 1 T41US The core bias LSB change timeout is set to 41 us minimum. The maximum can be +40%. 2 T62US The core bias LSB change timeout is set to 62 us minimum. The maximum can be +40%. 3 T83US The core bias LSB change timeout is set to 83 us minimum. The maximum can be +40%. 4 T104US The core bias LSB change timeout is set to 104 us minimum. The maximum can be +40%. 5 T125US The core bias LSB change timeout is set to 125 us minimum. The maximum can be +40%. 6 T166US The core bias LSB change timeout is set to 166 us minimum. The maximum can be +40%. 7 T208US The core bias LSB change timeout is set to 208 us minimum. The maximum can be +40%. 8 T250US The core bias LSB change timeout is set to 250 us minimum. The maximum can be +40%. 9 T333US The core bias LSB change timeout is set to 333 us minimum. The maximum can be +40%. 10 T416US The core bias LSB change timeout is set to 416 us minimum. The maximum can be +40%. 11 T833US The core bias LSB change timeout is set to 833 us minimum. The maximum can be +40%. 12 T1250US The core bias LSB change timeout is set to 1250 us minimum. The maximum can be +40%. 13 T2083US The core bias LSB change timeout is set to 2083 us minimum. The maximum can be +40%. 14 T3750US The core bias LSB change timeout is set to 3750 us minimum. The maximum can be +40%. 15 XTALCTRL No Description 0x018 read-write 0x033C3C3C 0x8FFFFFFF COREBIASANA Core Bias Current 0 8 read-write CTUNEXIANA Tuning Capacitance on XI 8 8 read-write CTUNEXOANA Tuning Capacitance on XO 16 8 read-write CTUNEFIXANA Fixed Tuning Capacitance 24 2 read-write NONE Remove fixed capacitance on XI and XO nodes 0 XI Adds fixed capacitance on XI node 1 XO Adds fixed capacitance on XO node 2 BOTH Adds fixed capacitance on both XI and XO nodes 3 COREDGENANA Core Degeneration 26 2 read-write NONE Do not apply core degeneration resistence 0 DGEN33 Apply 33 ohm core degeneration resistence 1 DGEN50 Apply 50 ohm core degeneration resistence 2 DGEN100 Apply 100 ohm core degeneration resistence 3 SKIPCOREBIASOPT Skip Core Bias Optimization 31 1 read-write XTALCTRL1 No Description 0x01C read-write 0x0000003C 0x000000FF CTUNEXIBUFOUTANA BUFOUT Tuning Capacitance on XI 0 8 read-write CFG No Description 0x020 read-write 0x10000000 0xB000000F MODE Crystal Oscillator Mode 0 2 read-write XTAL crystal oscillator 0 EXTCLK external sinusoidal clock can be supplied on XI pin. 1 EXTCLKPKDET external sinusoidal clock can be supplied on XI pin (peak detector used). 2 ENXIDCBIASANA Enable XI Internal DC Bias 2 1 read-write SQBUFSCHTRGANA Squaring Buffer Schmitt Trigger 3 1 read-write DISABLE Squaring buffer schmitt trigger is disabled 0 ENABLE Squaring buffer schmitt trigger is enabled 1 FORCELFTIMEOUT Force Low Frequency Timeout 28 1 read-write CTRL No Description 0x028 read-write 0x07000040 0x8707FF7D BUFOUTFREEZE Freeze BUFOUT Controls 0 1 read-write KEEPWARM Keep Warm 2 1 read-write EM23ONDEMAND On-demand During EM23 3 1 read-write FORCEXI2GNDANA Force XI Pin to Ground 4 1 read-write DISABLE Disabled (not pulled) 0 ENABLE Enabled (pulled) 1 FORCEXO2GNDANA Force XO Pin to Ground 5 1 read-write DISABLE Disabled (not pulled) 0 ENABLE Enabled (pulled) 1 FORCECTUNEMAX Force Tuning Cap to Max Value 6 1 read-write PRSSTATUSSEL0 PRS Status 0 Output Select 8 4 read-write DISABLED PRS mux outputs 0 0 ENS PRS mux outputs enabled status 1 COREBIASOPTRDY PRS mux outputs core bias optimization ready status 2 RDY PRS mux outputs ready status 3 PRSRDY PRS mux outputs PRS ready status 4 BUFOUTRDY PRS mux outputs BUFOUT ready status 5 HWREQ PRS mux outputs oscillator requested by digital clock status 8 PRSHWREQ PRS mux outputs oscillator requested by PRS request status 9 BUFOUTHWREQ PRS mux outputs oscillator requested by BUFOUT request status 10 PRSSTATUSSEL1 PRS Status 1 Output Select 12 4 read-write DISABLED PRS mux outputs 0 0 ENS PRS mux outputs enabled status 1 COREBIASOPTRDY PRS mux outputs core bias optimization ready status 2 RDY PRS mux outputs ready status 3 PRSRDY PRS mux outputs PRS ready status 4 BUFOUTRDY PRS mux outputs BUFOUT ready status 5 HWREQ PRS mux outputs oscillator requested by digital clock status 8 PRSHWREQ PRS mux outputs oscillator requested by PRS request status 9 BUFOUTHWREQ PRS mux outputs oscillator requested by BUFOUT request status 10 FORCEEN Force Digital Clock Request 16 1 read-write FORCEENPRS Force PRS Oscillator Request 17 1 read-write FORCEENBUFOUT Force BUFOUT Request 18 1 read-write DISONDEMAND Disable On-demand For Digital Clock 24 1 read-write DISONDEMANDPRS Disable On-demand For PRS 25 1 read-write DISONDEMANDBUFOUT Disable On-demand For BUFOUT 26 1 read-write BUFOUTTRIM No Description 0x040 read-write 0x00000008 0x0000000F VTRTRIMANA BUFOUT Reference Trim 0 4 read-write BUFOUTCTRL No Description 0x044 read-write 0x00643C15 0xC0FFFFFF XOUTBIASANA Driver Bias Current 0 4 read-write XOUTCFANA Buffer Gain 4 4 read-write XOUTGMANA 8 4 read-write PEAKDETTHRESANA Peak Detector Threshold for XOUT 12 4 read-write V105MV 0 V132MV 1 V157MV 2 V184MV 3 V210MV 4 V236MV 5 V262MV 6 V289MV 7 V315MV 8 V341MV 9 V367MV 10 V394MV 11 V420MV 12 V446MV 13 V472MV 14 V499MV 15 TIMEOUTCTUNE Tuning Cap Change Timeout 16 4 read-write T2US The tuning cap change timeout is set to 2 us minimum. The maximum can be +40%. 0 T5US The tuning cap change timeout is set to 5 us minimum. The maximum can be +40%. 1 T10US The tuning cap change timeout is set to 10 us minimum. The maximum can be +40%. 2 T16US The tuning cap change timeout is set to 16 us minimum. The maximum can be +40%. 3 T21US The tuning cap change timeout is set to 21 us minimum. The maximum can be +40%. 4 T26US The tuning cap change timeout is set to 26 us minimum. The maximum can be +40%. 5 T31US The tuning cap change timeout is set to 31 us minimum. The maximum can be +40%. 6 T42US The tuning cap change timeout is set to 42 us minimum. The maximum can be +40%. 7 T52US The tuning cap change timeout is set to 52 us minimum. The maximum can be +40%. 8 T63US The tuning cap change timeout is set to 63 us minimum. The maximum can be +40%. 9 T83US The tuning cap change timeout is set to 83 us minimum. The maximum can be +40%. 10 T104US The tuning cap change timeout is set to 104 us minimum. The maximum can be +40%. 11 T208US The tuning cap change timeout is set to 208 us minimum. The maximum can be +40%. 12 T313US The tuning cap change timeout is set to 313 us minimum. The maximum can be +40%. 13 T521US The tuning cap change timeout is set to 521 us minimum. The maximum can be +40%. 14 T938US The tuning cap change timeout is set to 938 us minimum. The maximum can be +40%. 15 TIMEOUTSTARTUP Oscillator Startup Timeout 20 4 read-write T42US The oscillator startup timeout is set to 42 us minimum. The maximum can be +40%. 0 T83US The oscillator startup timeout is set to 83 us minimum. The maximum can be +40%. 1 T108US The oscillator startup timeout is set to 108 us minimum. The maximum can be +40%. 2 T133US The oscillator startup timeout is set to 133 us minimum. The maximum can be +40%. 3 T158US The oscillator startup timeout is set to 158 us minimum. The maximum can be +40%. 4 T183US The oscillator startup timeout is set to 183 us minimum. The maximum can be +40%. 5 T208US The oscillator startup timeout is set to 208 us minimum. The maximum can be +40%. 6 T233US The oscillator startup timeout is set to 233 us minimum. The maximum can be +40%. 7 T258US The oscillator startup timeout is set to 258 us minimum. The maximum can be +40%. 8 T283US The oscillator startup timeout is set to 283 us minimum. The maximum can be +40%. 9 T333US The oscillator startup timeout is set to 333 us minimum. The maximum can be +40%. 10 T375US The oscillator startup timeout is set to 375 us minimum. The maximum can be +40%. 11 T417US The oscillator startup timeout is set to 417 us minimum. The maximum can be +40%. 12 T458US The oscillator startup timeout is set to 458 us minimum. The maximum can be +40%. 13 T500US The oscillator startup timeout is set to 500 us minimum. The maximum can be +40%. 14 T667US The oscillator startup timeout is set to 667 us minimum. The maximum can be +40%. 15 MINIMUMSTARTUPDELAY Minimum Startup Delay 31 1 read-write CMD No Description 0x050 write-only 0x00000000 0x00000001 COREBIASOPT Core Bias Optimizaton 0 1 write-only STATUS No Description 0x058 read-only 0x00000000 0xC03F800F RDY Ready Status 0 1 read-only COREBIASOPTRDY Core Bias Optimization Ready 1 1 read-only PRSRDY PRS Ready Status 2 1 read-only BUFOUTRDY BUFOUT Ready Status 3 1 read-only BUFOUTFROZEN BUFOUT Frozen 15 1 read-only ENS Enabled Status 16 1 read-only HWREQ Oscillator Requested by Digital Clock 17 1 read-only ISWARM Oscillator Is Kept Warm 19 1 read-only PRSHWREQ Oscillator Requested by PRS Request 20 1 read-only BUFOUTHWREQ Oscillator Requested by BUFOUT Request 21 1 read-only SYNCBUSY Sync Busy 30 1 read-only LOCK Configuration Lock Status 31 1 read-only UNLOCKED Configuration lock is unlocked 0 LOCKED Configuration lock is locked 1 IF No Description 0x070 read-write 0x00000000 0xF830800F RDY Digital Clock Ready Interrupt 0 1 read-write COREBIASOPTRDY Core Bias Optimization Ready Interrupt 1 1 read-write PRSRDY PRS Ready Interrupt 2 1 read-write BUFOUTRDY BUFOUT Ready Interrupt 3 1 read-write BUFOUTFROZEN BUFOUT FROZEN Interrupt 15 1 read-write PRSERR PRS Requset Error Interrupt 20 1 read-write BUFOUTERR BUFOUT Request Error Interrupt 21 1 read-write BUFOUTFREEZEERR BUFOUT Freeze Error Interrupt 27 1 read-write BUFOUTDNSERR BUFOUT Did Not Start Error Interrupt 28 1 read-write DNSERR Did Not Start Error Interrupt 29 1 read-write LFTIMEOUTERR Low Frequency Timeout Error Interrupt 30 1 read-write COREBIASOPTERR Core Bias Optimization Error Interrupt 31 1 read-write IEN No Description 0x074 read-write 0x00000000 0xF830800F RDY Digital Clock Ready Interrupt 0 1 read-write COREBIASOPTRDY Core Bias Optimization Ready Interrupt 1 1 read-write PRSRDY PRS Ready Interrupt 2 1 read-write BUFOUTRDY BUFOUT Ready Interrupt 3 1 read-write BUFOUTFROZEN BUFOUT FROZEN Interrupt 15 1 read-write PRSERR PRS Requset Error Interrupt 20 1 read-write BUFOUTERR BUFOUT Request Error Interrupt 21 1 read-write BUFOUTFREEZEERR BUFOUT Freeze Error Interrupt 27 1 read-write BUFOUTDNSERR BUFOUT Did Not Start Error Interrupt 28 1 read-write DNSERR Did Not Start Error Interrupt 29 1 read-write LFTIMEOUTERR Low Frequency Timeout Error Interrupt 30 1 read-write COREBIASOPTERR Core Bias Optimization Error Interrupt 31 1 read-write LOCK No Description 0x080 write-only 0x0000580E 0x0000FFFF LOCKKEY Configuration Lock Key 0 16 write-only UNLOCK Write this value to unlock 22542 I2C0_NS 0 I2C0_NS Registers 0x5B000000 0x00000000 0x00001000 registers I2C0 28 IPVERSION No Description 0x000 read-only 0x00000000 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000001 EN module enable 0 1 read-write DISABLE Disable Peripheral Clock 0 ENABLE Enable Peripheral Clock 1 CTRL No Description 0x008 read-write 0x00000000 0x0037B3FF CORERST Soft Reset the internal state registers 0 1 read-write DISABLE No change to internal state registers 0 ENABLE Reset the internal state registers 1 SLAVE Addressable as Follower 1 1 read-write DISABLE All addresses will be responded to with a NACK 0 ENABLE Addresses matching the programmed follower address or the general call address (if enabled) require a response from software. Other addresses are automatically responded to with a NACK. 1 AUTOACK Automatic Acknowledge 2 1 read-write DISABLE Software must give one ACK command for each ACK transmitted on the I2C bus. 0 ENABLE Addresses that are not automatically NACK'ed, and all data is automatically acknowledged. 1 AUTOSE Automatic STOP when Empty 3 1 read-write DISABLE A stop must be sent manually when no more data is to be transmitted. 0 ENABLE The leader automatically sends a STOP when no more data is available for transmission. 1 AUTOSN Automatic STOP on NACK 4 1 read-write DISABLE Stop is not automatically sent if a NACK is received from a follower. 0 ENABLE The leader automatically sends a STOP if a NACK is received from a follower. 1 ARBDIS Arbitration Disable 5 1 read-write DISABLE When a device loses arbitration, the ARBIF interrupt flag is set and the bus is released. 0 ENABLE When a device loses arbitration, the ARBIF interrupt flag is set, but communication proceeds. 1 GCAMEN General Call Address Match Enable 6 1 read-write DISABLE General call address will be NACK'ed if it is not included by the follower address and address mask. 0 ENABLE When a general call address is received, a software response is required 1 TXBIL TX Buffer Interrupt Level 7 1 read-write EMPTY TXBL status and the TXBL interrupt flag are set when the transmit buffer becomes empty. TXBL is cleared when the buffer becomes nonempty. 0 HALF_FULL TXBL status and the TXBL interrupt flag are set when the transmit buffer goes from full to half-full or empty. TXBL is cleared when the buffer becomes full 1 CLHR Clock Low High Ratio 8 2 read-write STANDARD Nlow=4 and Nhigh=4, and the Nlow:Nhigh ratio is 4:4 0 ASYMMETRIC Nlow=6 and Nhigh=3, and the Nlow:Nhigh ratio is 6:3 1 FAST Nlow=11 and Nhigh=6, and the Nlow:Nhigh ratio is 11:6 2 BITO Bus Idle Timeout 12 2 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 GIBITO Go Idle on Bus Idle Timeout 15 1 read-write DISABLE A bus idle timeout has no effect on the bus state. 0 ENABLE A bus idle timeout tells the I2C module that the bus is idle, allowing new transfers to be initiated. 1 CLTO Clock Low Timeout 16 3 read-write OFF Timeout disabled 0 I2C40PCC Timeout after 40 prescaled clock cycles. In standard mode at 100 kHz, this results in a 50us timeout. 1 I2C80PCC Timeout after 80 prescaled clock cycles. In standard mode at 100 kHz, this results in a 100us timeout. 2 I2C160PCC Timeout after 160 prescaled clock cycles. In standard mode at 100 kHz, this results in a 200us timeout. 3 I2C320PCC Timeout after 320 prescaled clock cycles. In standard mode at 100 kHz, this results in a 400us timeout. 4 I2C1024PCC Timeout after 1024 prescaled clock cycles. In standard mode at 100 kHz, this results in a 1280us timeout. 5 SCLMONEN SCL Monitor Enable 20 1 read-write DISABLE Disable SCL monitor 0 ENABLE Enable SCL monitor 1 SDAMONEN SDA Monitor Enable 21 1 read-write DISABLE Disable SDA Monitor 0 ENABLE Enable SDA Monitor 1 CMD No Description 0x00C write-only 0x00000000 0x000000FF START Send start condition 0 1 write-only STOP Send stop condition 1 1 write-only ACK Send ACK 2 1 write-only NACK Send NACK 3 1 write-only CONT Continue transmission 4 1 write-only ABORT Abort transmission 5 1 write-only CLEARTX Clear TX 6 1 write-only CLEARPC Clear Pending Commands 7 1 write-only STATE No Description 0x010 read-only 0x00000001 0x000000FF BUSY Bus Busy 0 1 read-only MASTER Leader 1 1 read-only TRANSMITTER Transmitter 2 1 read-only NACKED Nack Received 3 1 read-only BUSHOLD Bus Held 4 1 read-only STATE Transmission State 5 3 read-only IDLE No transmission is being performed. 0 WAIT Waiting for idle. Will send a start condition as soon as the bus is idle. 1 START Start transmit phase 2 ADDR Address transmit or receive phase 3 ADDRACK Address ack/nack transmit or receive phase 4 DATA Data transmit or receive phase 5 DATAACK Data ack/nack transmit or receive phase 6 STATUS No Description 0x014 read-only 0x00000080 0x00000FFF PSTART Pending START 0 1 read-only PSTOP Pending STOP 1 1 read-only PACK Pending ACK 2 1 read-only PNACK Pending NACK 3 1 read-only PCONT Pending continue 4 1 read-only PABORT Pending abort 5 1 read-only TXC TX Complete 6 1 read-only TXBL TX Buffer Level 7 1 read-only RXDATAV RX Data Valid 8 1 read-only RXFULL RX FIFO Full 9 1 read-only TXBUFCNT TX Buffer Count 10 2 read-only CLKDIV No Description 0x018 read-write 0x00000000 0x000001FF DIV Clock Divider 0 9 read-write SADDR No Description 0x01C read-write 0x00000000 0x000000FE ADDR Follower address 1 7 read-write SADDRMASK No Description 0x020 read-write 0x00000000 0x000000FE SADDRMASK Follower Address Mask 1 7 read-write RXDATA No Description 0x024 read-only 0x00000000 0x000000FF RXDATA RX Data 0 8 read-only RXDOUBLE No Description 0x028 read-only 0x00000000 0x0000FFFF RXDATA0 RX Data 0 0 8 read-only RXDATA1 RX Data 1 8 8 read-only RXDATAP No Description 0x02C read-only 0x00000000 0x000000FF RXDATAP RX Data Peek 0 8 read-only RXDOUBLEP No Description 0x030 read-only 0x00000000 0x0000FFFF RXDATAP0 RX Data 0 Peek 0 8 read-only RXDATAP1 RX Data 1 Peek 8 8 read-only TXDATA No Description 0x034 write-only 0x00000000 0x000000FF TXDATA TX Data 0 8 write-only TXDOUBLE No Description 0x038 write-only 0x00000000 0x0000FFFF TXDATA0 TX Data 0 8 write-only TXDATA1 TX Data 8 8 write-only IF No Description 0x03C read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write IEN No Description 0x040 read-write 0x00000000 0x001FFFFF START START condition Interrupt Flag 0 1 read-write RSTART Repeated START condition Interrupt Flag 1 1 read-write ADDR Address Interrupt Flag 2 1 read-write TXC Transfer Completed Interrupt Flag 3 1 read-write TXBL Transmit Buffer Level Interrupt Flag 4 1 read-write RXDATAV Receive Data Valid Interrupt Flag 5 1 read-write ACK Acknowledge Received Interrupt Flag 6 1 read-write NACK Not Acknowledge Received Interrupt Flag 7 1 read-write MSTOP Leader STOP Condition Interrupt Flag 8 1 read-write ARBLOST Arbitration Lost Interrupt Flag 9 1 read-write BUSERR Bus Error Interrupt Flag 10 1 read-write BUSHOLD Bus Held Interrupt Flag 11 1 read-write TXOF Transmit Buffer Overflow Interrupt Flag 12 1 read-write RXUF Receive Buffer Underflow Interrupt Flag 13 1 read-write BITO Bus Idle Timeout Interrupt Flag 14 1 read-write CLTO Clock Low Timeout Interrupt Flag 15 1 read-write SSTOP Follower STOP condition Interrupt Flag 16 1 read-write RXFULL Receive Buffer Full Interrupt Flag 17 1 read-write CLERR Clock Low Error Interrupt Flag 18 1 read-write SCLERR SCL Error Interrupt Flag 19 1 read-write SDAERR SDA Error Interrupt Flag 20 1 read-write WDOG0_NS 1 WDOG0_NS Registers 0x5B004000 0x00000000 0x00001000 registers WDOG0 43 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disabling busy status 1 1 read-only CFG No Description 0x008 read-write 0x000F0000 0x730F073F CLRSRC WDOG Clear Source 0 1 read-write SW A write to the clear bit will clear the WDOG counter 0 PRSSRC0 A rising edge on the PRS Source 0 will clear the WDOG counter 1 EM1RUN EM1 Run 1 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM2RUN EM2 Run 2 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM3RUN EM3 Run 3 1 read-write DISABLE WDOG timer is frozen in EM3. 0 ENABLE WDOG timer is running in EM3. 1 EM4BLOCK EM4 Block 4 1 read-write DISABLE EM4 can be entered by software. See EMU for detailed description. 0 ENABLE EM4 cannot be entered by software. 1 DEBUGRUN Debug Mode Run 5 1 read-write DISABLE WDOG timer is frozen in debug mode 0 ENABLE WDOG timer is running in debug mode 1 WDOGRSTDIS WDOG Reset Disable 8 1 read-write EN A timeout will cause a WDOG reset 0 DIS A timeout will not cause a WDOG reset 1 PRS0MISSRSTEN PRS Src0 Missing Event WDOG Reset 9 1 read-write PRS1MISSRSTEN PRS Src1 Missing Event WDOG Reset 10 1 read-write PERSEL WDOG Timeout Period Select 16 4 read-write SEL0 Timeout period of 9 wdog cycles 0 SEL1 Timeout period of 17 wdog cycles 1 SEL2 Timeout period of 33 wdog cycles 2 SEL3 Timeout period of 65 wdog cycles 3 SEL4 Timeout period of 129 wdog cycles 4 SEL5 Timeout period of 257 wdog cycles 5 SEL6 Timeout period of 513 wdog cycles 6 SEL7 Timeout period of 1k wdog cycles 7 SEL8 Timeout period of 2k wdog cycles 8 SEL9 Timeout period of 4k wdog cycles 9 SEL10 Timeout period of 8k wdog cycles 10 SEL11 Timeout period of 16k wdog cycles 11 SEL12 Timeout period of 32k wdog cycles 12 SEL13 Timeout period of 64k wdog cycles 13 SEL14 Timeout period of 128k wdog cycles 14 SEL15 Timeout period of 256k wdog cycles 15 WARNSEL WDOG Warning Period Select 24 2 read-write DIS Disable 0 SEL1 Warning timeout is 25% of the Timeout. 1 SEL2 Warning timeout is 50% of the Timeout. 2 SEL3 Warning timeout is 75% of the Timeout. 3 WINSEL WDOG Illegal Window Select 28 3 read-write DIS Disabled. 0 SEL1 Window timeout is 12.5% of the Timeout. 1 SEL2 Window timeout is 25% of the Timeout. 2 SEL3 Window timeout is 37.5% of the Timeout. 3 SEL4 Window timeout is 50% of the Timeout. 4 SEL5 Window timeout is 62.5% of the Timeout. 5 SEL6 Window timeout is 75.5% of the Timeout. 6 SEL7 Window timeout is 87.5% of the Timeout. 7 CMD No Description 0x00C write-only 0x00000000 0x00000001 CLEAR WDOG Timer Clear 0 1 write-only UNCHANGED WDOG timer is unchanged. 0 CLEARED WDOG timer is cleared to 0. 1 STATUS No Description 0x014 read-only 0x00000000 0x80000000 LOCK WDOG Configuration Lock Status 31 1 read-only UNLOCKED All WDOG lockable registers are unlocked. 0 LOCKED All WDOG lockable registers are locked. 1 IF No Description 0x018 read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Flag 0 1 read-write WARN WDOG Warning Timeout Interrupt Flag 1 1 read-write WIN WDOG Window Interrupt Flag 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Flag 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Flag 4 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Enable 0 1 read-write WARN WDOG Warning Timeout Interrupt Enable 1 1 read-write WIN WDOG Window Interrupt Enable 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Enable 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Enable 4 1 read-write LOCK No Description 0x020 write-only 0x0000ABE8 0x0000FFFF LOCKKEY WDOG Configuration Lock 0 16 write-only LOCK Lock WDOG lockable registers 0 UNLOCK Unlock WDOG lockable registers 44008 SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 CMD Sync Busy for Cmd Register 0 1 read-only WDOG1_NS 1 WDOG1_NS Registers 0x5B008000 0x00000000 0x00001000 registers WDOG1 44 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP Version 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module Enable 0 1 read-write DISABLING Disabling busy status 1 1 read-only CFG No Description 0x008 read-write 0x000F0000 0x730F073F CLRSRC WDOG Clear Source 0 1 read-write SW A write to the clear bit will clear the WDOG counter 0 PRSSRC0 A rising edge on the PRS Source 0 will clear the WDOG counter 1 EM1RUN EM1 Run 1 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM2RUN EM2 Run 2 1 read-write DISABLE WDOG timer is frozen in EM2. 0 ENABLE WDOG timer is running in EM2. 1 EM3RUN EM3 Run 3 1 read-write DISABLE WDOG timer is frozen in EM3. 0 ENABLE WDOG timer is running in EM3. 1 EM4BLOCK EM4 Block 4 1 read-write DISABLE EM4 can be entered by software. See EMU for detailed description. 0 ENABLE EM4 cannot be entered by software. 1 DEBUGRUN Debug Mode Run 5 1 read-write DISABLE WDOG timer is frozen in debug mode 0 ENABLE WDOG timer is running in debug mode 1 WDOGRSTDIS WDOG Reset Disable 8 1 read-write EN A timeout will cause a WDOG reset 0 DIS A timeout will not cause a WDOG reset 1 PRS0MISSRSTEN PRS Src0 Missing Event WDOG Reset 9 1 read-write PRS1MISSRSTEN PRS Src1 Missing Event WDOG Reset 10 1 read-write PERSEL WDOG Timeout Period Select 16 4 read-write SEL0 Timeout period of 9 wdog cycles 0 SEL1 Timeout period of 17 wdog cycles 1 SEL2 Timeout period of 33 wdog cycles 2 SEL3 Timeout period of 65 wdog cycles 3 SEL4 Timeout period of 129 wdog cycles 4 SEL5 Timeout period of 257 wdog cycles 5 SEL6 Timeout period of 513 wdog cycles 6 SEL7 Timeout period of 1k wdog cycles 7 SEL8 Timeout period of 2k wdog cycles 8 SEL9 Timeout period of 4k wdog cycles 9 SEL10 Timeout period of 8k wdog cycles 10 SEL11 Timeout period of 16k wdog cycles 11 SEL12 Timeout period of 32k wdog cycles 12 SEL13 Timeout period of 64k wdog cycles 13 SEL14 Timeout period of 128k wdog cycles 14 SEL15 Timeout period of 256k wdog cycles 15 WARNSEL WDOG Warning Period Select 24 2 read-write DIS Disable 0 SEL1 Warning timeout is 25% of the Timeout. 1 SEL2 Warning timeout is 50% of the Timeout. 2 SEL3 Warning timeout is 75% of the Timeout. 3 WINSEL WDOG Illegal Window Select 28 3 read-write DIS Disabled. 0 SEL1 Window timeout is 12.5% of the Timeout. 1 SEL2 Window timeout is 25% of the Timeout. 2 SEL3 Window timeout is 37.5% of the Timeout. 3 SEL4 Window timeout is 50% of the Timeout. 4 SEL5 Window timeout is 62.5% of the Timeout. 5 SEL6 Window timeout is 75.5% of the Timeout. 6 SEL7 Window timeout is 87.5% of the Timeout. 7 CMD No Description 0x00C write-only 0x00000000 0x00000001 CLEAR WDOG Timer Clear 0 1 write-only UNCHANGED WDOG timer is unchanged. 0 CLEARED WDOG timer is cleared to 0. 1 STATUS No Description 0x014 read-only 0x00000000 0x80000000 LOCK WDOG Configuration Lock Status 31 1 read-only UNLOCKED All WDOG lockable registers are unlocked. 0 LOCKED All WDOG lockable registers are locked. 1 IF No Description 0x018 read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Flag 0 1 read-write WARN WDOG Warning Timeout Interrupt Flag 1 1 read-write WIN WDOG Window Interrupt Flag 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Flag 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Flag 4 1 read-write IEN No Description 0x01C read-write 0x00000000 0x0000001F TOUT WDOG Timeout Interrupt Enable 0 1 read-write WARN WDOG Warning Timeout Interrupt Enable 1 1 read-write WIN WDOG Window Interrupt Enable 2 1 read-write PEM0 PRS Src0 Event Missing Interrupt Enable 3 1 read-write PEM1 PRS Src1 Event Missing Interrupt Enable 4 1 read-write LOCK No Description 0x020 write-only 0x0000ABE8 0x0000FFFF LOCKKEY WDOG Configuration Lock 0 16 write-only LOCK Lock WDOG lockable registers 0 UNLOCK Unlock WDOG lockable registers 44008 SYNCBUSY No Description 0x024 read-only 0x00000000 0x00000001 CMD Sync Busy for Cmd Register 0 1 read-only EUSART0_NS 1 EUSART0_NS Registers 0x5B010000 0x00000000 0x00001000 registers EUSART0_RX 11 EUSART0_TX 12 IPVERSION No Description 0x000 read-only 0x00000001 0xFFFFFFFF IPVERSION IP version ID 0 32 read-only EN No Description 0x004 read-write 0x00000000 0x00000003 EN Module enable 0 1 read-write DISABLING Disablement busy status 1 1 read-only CFG0 No Description 0x008 read-write 0x00000000 0xC1D264FF SYNC Synchronous Mode 0 1 read-write ASYNC The USART operates in asynchronous mode 0 SYNC The USART operates in synchronous mode 1 LOOPBK Loopback Enable 1 1 read-write DISABLE The receiver is connected to and receives data from UARTn_RX 0 ENABLE The receiver is connected to and receives data from UARTn_TX 1 CCEN Collision Check Enable 2 1 read-write DISABLE Collision check is disabled 0 ENABLE Collision check is enabled. The receiver must be enabled for the check to be performed 1 MPM Multi-Processor Mode 3 1 read-write DISABLE The 9th bit of incoming frames has no special function 0 ENABLE An incoming frame with the 9th bit equal to MPAB will be loaded into the RX FIFO regardless of RXBLOCK and will result in the MPAB interrupt flag being set 1 MPAB Multi-Processor Address-Bit 4 1 read-write OVS Oversampling 5 3 read-write X16 16X oversampling 0 X8 8X oversampling 1 X6 6X oversampling 2 X4 4X oversampling 3 DISABLE Disable oversampling (for LF operation) 4 MSBF Most Significant Bit First 10 1 read-write DISABLE Data is sent with the least significant bit first 0 ENABLE Data is sent with the most significant bit first 1 RXINV Receiver Input Invert 13 1 read-write DISABLE Input is passed directly to the receiver 0 ENABLE Input is inverted before it is passed to the receiver 1 TXINV Transmitter output Invert 14 1 read-write DISABLE Output from the transmitter is passed unchanged to UARTn_TX 0 ENABLE Output from the transmitter is inverted before it is passed to UARTn_TX 1 AUTOTRI Automatic TX Tristate 17 1 read-write DISABLE The output on UARTn_TX when the transmitter is idle is defined by TXINV 0 ENABLE UARTn_TX is tristated whenever the transmitter is idle 1 SKIPPERRF Skip Parity Error Frames 20 1 read-write ERRSDMA Halt DMA Read On Error 22 1 read-write DISABLE Framing and parity errors have no effect on DMA requests from the EUSART 0 ENABLE DMA requests from the EUSART are blocked while the PERR or FERR interrupt flags are set 1 ERRSRX Disable RX On Error 23 1 read-write DISABLE Framing and parity errors have no effect on receiver 0 ENABLE Framing and parity errors disable the receiver 1 ERRSTX Disable TX On Error 24 1 read-write DISABLE Received framing and parity errors have no effect on transmitter 0 ENABLE Received framing and parity errors disable the transmitter 1 MVDIS Majority Vote Disable 30 1 read-write AUTOBAUDEN AUTOBAUD detection enable 31 1 read-write CFG1 No Description 0x00C read-write 0x00000000 0x7BCF8E7F DBGHALT Debug halt 0 1 read-write DISABLE Continue normal EUSART operation even if core is halted 0 ENABLE If core is halted, receive one frame and then halt reception by deactivating RTS. Next frame reception happens when the core is unhalted during single stepping. 1 CTSINV Clear-to-send Invert Enable 1 1 read-write DISABLE The CTS pin is active low 0 ENABLE The CTS pin is active high 1 CTSEN Clear-to-send Enable 2 1 read-write DISABLE Ignore CTS 0 ENABLE Stop transmitting when CTS is inactive 1 RTSINV Request-to-send Invert Enable 3 1 read-write DISABLE The RTS pin is active low 0 ENABLE The RTS pin is active high 1 RXTIMEOUT RX Timeout 4 3 read-write DISABLED 0 ONEFRAME 1 TWOFRAMES 2 THREEFRAMES 3 FOURFRAMES 4 FIVEFRAMES 5 SIXFRAMES 6 SEVENFRAMES 7 TXDMAWU Transmitter DMA Wakeup 9 1 read-write RXDMAWU Receiver DMA Wakeup 10 1 read-write SFUBRX Start Frame Unblock Receiver 11 1 read-write RXPRSEN PRS RX Enable 15 1 read-write TXFIW TX FIFO Interrupt Watermark 16 4 read-write ONEFRAME TXFL status flag and IF are set when the TX FIFO has space for at least one more frame. 0 TWOFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least two more frames. 1 THREEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least three more frames. 2 FOURFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least four more frames. 3 FIVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least five more frames. 4 SIXFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least six more frames. 5 SEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least seven more frames. 6 EIGHTFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eight more frames. 7 NINEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least nine more frames. 8 TENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least ten more frames. 9 ELEVENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least eleven more frames. 10 TWELVEFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least twelve more frames. 11 THIRTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least thriteen more frames. 12 FOURTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fourteen more frames. 13 FIFTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least fifteen more frames. 14 SIXTEENFRAMES TXFL status flag and IF are set when the TX FIFO has space for at least sixteen more frames. 15 RTSRXFW Request-to-send RX FIFO Watermark 22 4 read-write ONEFRAME RTS is set if there is space for at least one more frame in the RX FIFO. 0 TWOFRAMES RTS is set if there is space for at least two more frames in the RX FIFO. 1 THREEFRAMES RTS is set if there is space for at least three more frames in the RX FIFO. 2 FOURFRAMES RTS is set if there is space for four more frames in the RX FIFO. 3 FIVEFRAMES RTS is set if there is space for five more frames in the RX FIFO. 4 SIXFRAMES RTS is set if there is space for six more frames in the RX FIFO. 5 SEVENFRAMES RTS is set if there is space for seven more frames in the RX FIFO. 6 EIGHTFRAMES RTS is set if there is space for eight more frames in the RX FIFO. 7 NINEFRAMES RTS is set if there is space for nine more frames in the RX FIFO. 8 TENFRAMES RTS is set if there is space for ten more frames in the RX FIFO. 9 ELEVENFRAMES RTS is set if there is space for eleven more frames in the RX FIFO. 10 TWELVEFRAMES RTS is set if there is space for twelve more frames in the RX FIFO. 11 THIRTEENFRAMES RTS is set if there is space for thirteen more frames in the RX FIFO. 12 FOURTEENFRAMES RTS is set if there is space for fourteen more frames in the RX FIFO. 13 FIFTEENFRAMES RTS is set if there is space for fifteen more frames in the RX FIFO. 14 SIXTEENFRAMES RTS is set if there is space for sixteen more frames in the RX FIFO. 15 RXFIW RX FIFO Interrupt Watermark 27 4 read-write ONEFRAME RXFL status flag and IF are set when the RX FIFO has at least one frame in it. 0 TWOFRAMES RXFL status flag and IF are set when the RX FIFO has at least two frames in it. 1 THREEFRAMES RXFL status flag and IF are set when the RX FIFO has at least three frames in it. 2 FOURFRAMES RXFL status flag and IF are set when the RX FIFO has at least four frames in it. 3 FIVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least five frames in it. 4 SIXFRAMES RXFL status flag and IF are set when the RX FIFO has at least six frames in it. 5 SEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least seven frames in it. 6 EIGHTFRAMES RXFL status flag and IF are set when the RX FIFO has at least eight frames in it. 7 NINEFRAMES RXFL status flag and IF are set when the RX FIFO has at least nine frames in it. 8 TENFRAMES RXFL status flag and IF are set when the RX FIFO has at least ten frames in it. 9 ELEVENFRAMES RXFL status flag and IF are set when the RX FIFO has at least eleven frames in it. 10 TWELVEFRAMES RXFL status flag and IF are set when the RX FIFO has at least twelve frames in it. 11 THIRTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least thriteen frames in it. 12 FOURTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fourteen frames in it. 13 FIFTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least fifteen frames in it. 14 SIXTEENFRAMES RXFL status flag and IF are set when the RX FIFO has at least sixteen frames in it. 15 CFG2 No Description 0x010 read-write 0x00000020 0xFF0000FF MASTER Main mode 0 1 read-write SLAVE Secondary mode 0 MASTER Main mode 1 CLKPOL Clock Polarity 1 1 read-write IDLELOW The bus clock used in synchronous mode has a low base value 0 IDLEHIGH The bus clock used in synchronous mode has a high base value 1 CLKPHA Clock Edge for Setup/Sample 2 1 read-write SAMPLELEADING Data is sampled on the leading edge and set-up on the trailing edge of the bus clock in synchronous mode 0 SAMPLETRAILING Data is set-up on the leading edge and sampled on the trailing edge of the bus clock in synchronous mode 1 CSINV Chip Select Invert 3 1 read-write AL Chip select is active low 0 AH Chip select is active high 1 AUTOTX Always Transmit When RXFIFO Not Full 4 1 read-write AUTOCS Automatic Chip Select 5 1 read-write CLKPRSEN PRS CLK Enable 6 1 read-write FORCELOAD Force Load to Shift Register 7 1 read-write SDIV Sync Clock Div 24 8 read-write FRAMECFG No Description 0x014 read-write 0x00001002 0x0000330F DATABITS Data-Bit Mode 0 4 read-write SEVEN Each frame contains 7 data bits 1 EIGHT Each frame contains 8 data bits 2 NINE Each frame contains 9 data bits 3 TEN Each frame contains 10 data bits 4 ELEVEN Each frame contains 11 data bits 5 TWELVE Each frame contains 12 data bits 6 THIRTEEN Each frame contains 13 data bits 7 FOURTEEN Each frame contains 14 data bits 8 FIFTEEN Each frame contains 15 data bits 9 SIXTEEN Each frame contains 16 data bits 10 PARITY Parity-Bit Mode 8 2 read-write NONE Parity bits are not used 0 EVEN Even parity are used. Parity bits are automatically generated and checked by hardware. 2 ODD Odd parity is used. Parity bits are automatically generated and checked by hardware. 3 STOPBITS Stop-Bit Mode 12 2 read-write HALF The transmitter generates a half stop bit. Stop-bits are not verified by receiver 0 ONE One stop bit is generated and verified 1 ONEANDAHALF The transmitter generates one and a half stop bit. The receiver verifies the first stop bit 2 TWO The transmitter generates two stop bits. The receiver checks the first stop-bit only 3 DTXDATCFG No Description 0x018 read-write 0x00000000 0x0000FFFF DTXDAT Default TX DATA 0 16 read-write IRHFCFG No Description 0x01C read-write 0x00000000 0x0000000F IRHFEN Enable IrDA Module 0 1 read-write IRHFPW IrDA TX Pulse Width 1 2 read-write ONE IrDA pulse width is 1/16 for OVS=0 and 1/8 for OVS=1 0 TWO IrDA pulse width is 2/16 for OVS=0 and 2/8 for OVS=1 1 THREE IrDA pulse width is 3/16 for OVS=0 and 3/8 for OVS=1 2 FOUR IrDA pulse width is 4/16 for OVS=0 and 4/8 for OVS=1 3 IRHFFILT IrDA RX Filter 3 1 read-write DISABLE No filter enabled 0 ENABLE Filter enabled. IrDA pulse must be high for at least 5 consecutive clock cycles to be detected 1 IRLFCFG No Description 0x020 read-write 0x00000000 0x00000001 IRLFEN Pulse Generator/Extender Enable 0 1 read-write TIMINGCFG No Description 0x024 read-write 0x00050000 0x000F7773 TXDELAY TX Delay Transmission 0 2 read-write NONE Frames are transmitted immediately. 0 SINGLE Transmission of new frames is delayed by a single bit period. 1 DOUBLE Transmission of new frames is delayed by a two bit periods. 2 TRIPPLE Transmission of new frames is delayed by a three bit periods. 3 CSSETUP Chip Select Setup 4 3 read-write ZERO CS is asserted half or 1 baud-time before the start of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is asserted 1 additional baud-time before start of transmission 1 TWO CS is asserted 2 additional baud-times before start of transmission 2 THREE CS is asserted 3 additional baud-times before start of transmission 3 FOUR CS is asserted 4 additional baud-times before start of transmission 4 FIVE CS is asserted 5 additional baud-times before start of transmission 5 SIX CS is asserted 6 additional baud-times before start of transmission 6 SEVEN CS is asserted 7 additional baud-times before start of transmission 7 CSHOLD Chip Select Hold 8 3 read-write ZERO CS is de-asserted half or 1 baud-time after the end of transmission depending on CLKPHASE equal to 1 or 0 respectively 0 ONE CS is de-asserted 1 additional baud-time after the end of transmission 1 TWO CS is de-asserted 2 additional baud-times after the end of transmission 2 THREE CS is de-asserted 3 additional baud-times after the end of transmission 3 FOUR CS is de-asserted 4 additional baud-times after the end of transmission 4 FIVE CS is de-asserted 5 additional baud-times after the end of transmission 5 SIX CS is de-asserted 6 additional baud-times after the end of transmission 6 SEVEN CS is de-asserted 7 additional baud-times after the end of transmission 7 ICS Inter-Character Spacing 12 3 read-write ZERO There is no space between charcters 0 ONE Create a space of 1 baud-times between frames 1 TWO Create a space of 2 baud-times between frames 2 THREE Create a space of 3 baud-times between frames 3 FOUR Create a space of 4 baud-times between frames 4 FIVE Create a space of 5 baud-times between frames 5 SIX Create a space of 6 baud-times between frames 6 SEVEN Create a space of 7 baud-times between frames 7 SETUPWINDOW Setup Window 16 4 read-write STARTFRAMECFG No Description 0x028 read-write 0x00000000 0x000001FF STARTFRAME Start Frame 0 9 read-write SIGFRAMECFG No Description 0x02C read-write 0x00000000 0x000001FF SIGFRAME Signal Frame Value 0 9 read-write CLKDIV No Description 0x030 read-write 0x00000000 0x007FFFF8 DIV Fractional Clock Divider 3 20 read-write TRIGCTRL No Description 0x034 read-write 0x00000000 0x00000007 RXTEN Receive Trigger Enable 0 1 read-write TXTEN Transmit Trigger Enable 1 1 read-write AUTOTXTEN AUTOTX Trigger Enable 2 1 read-write CMD No Description 0x038 write-only 0x00000000 0x000001FF RXEN Receiver Enable 0 1 write-only RXDIS Receiver Disable 1 1 write-only TXEN Transmitter Enable 2 1 write-only TXDIS Transmitter Disable 3 1 write-only RXBLOCKEN Receiver Block Enable 4 1 write-only RXBLOCKDIS Receiver Block Disable 5 1 write-only TXTRIEN Transmitter Tristate Enable 6 1 write-only TXTRIDIS Transmitter Tristate Disable 7 1 write-only CLEARTX Clear TX FIFO 8 1 write-only RXDATA No Description 0x03C read-only 0x00000000 0x0000FFFF RXDATA RX Data and Control bits 0 16 read-only RXDATAP No Description 0x040 read-only 0x00000000 0x0000FFFF RXDATAP RX Data Peek 0 16 read-only TXDATA No Description 0x044 write-only 0x00000000 0x0000FFFF TXDATA TX Data and Control bits 0 16 write-only STATUS No Description 0x048 read-only 0x00003040 0x031F31FB RXENS Receiver Enable Status 0 1 read-only TXENS Transmitter Enable Status 1 1 read-only RXBLOCK Block Incoming Data 3 1 read-only TXTRI Transmitter Tristated 4 1 read-only TXC TX Complete 5 1 read-only TXFL TX FIFO Level 6 1 read-only RXFL RX FIFO Level 7 1 read-only RXFULL RX FIFO Full 8 1 read-only RXIDLE RX Idle 12 1 read-only TXIDLE TX Idle 13 1 read-only TXFCNT Valid entries in TX FIFO 16 5 read-only AUTOBAUDDONE Auto Baud Rate Detection Completed 24 1 read-only CLEARTXBUSY TX FIFO Clear Busy 25 1 read-only IF No Description 0x04C read-write 0x00000000 0x030D3FFF TXC TX Complete Interrupt Flag 0 1 read-write TXFL TX FIFO Level Interrupt Flag 1 1 read-write RXFL RX FIFO Level Interrupt Flag 2 1 read-write RXFULL RX FIFO Full Interrupt Flag 3 1 read-write RXOF RX FIFO Overflow Interrupt Flag 4 1 read-write RXUF RX FIFO Underflow Interrupt Flag 5 1 read-write TXOF TX FIFO Overflow Interrupt Flag 6 1 read-write TXUF TX FIFO Underflow Interrupt Flag 7 1 read-write PERR Parity Error Interrupt Flag 8 1 read-write FERR Framing Error Interrupt Flag 9 1 read-write MPAF Multi-Processor Address Frame Interrupt 10 1 read-write LOADERR Load Error Interrupt Flag 11 1 read-write CCF Collision Check Fail Interrupt Flag 12 1 read-write TXIDLE TX Idle Interrupt Flag 13 1 read-write CSWU CS Wake-up Interrupt Flag 16 1 read-write STARTF Start Frame Interrupt Flag 18 1 read-write SIGF Signal Frame Interrupt Flag 19 1 read-write AUTOBAUDDONE Auto Baud Complete Interrupt Flag 24 1 read-write RXTO RX Timeout Interrupt Flag 25 1 read-write IEN No Description 0x050 read-write 0x00000000 0x030D3FFF TXC TX Complete IEN 0 1 read-write TXFL TX FIFO Level IEN 1 1 read-write RXFL RX FIFO Level IEN 2 1 read-write RXFULL RX FIFO Full IEN 3 1 read-write RXOF RX FIFO Overflow IEN 4 1 read-write RXUF RX FIFO Underflow IEN 5 1 read-write TXOF TX FIFO Overflow IEN 6 1 read-write TXUF TX FIFO Underflow IEN 7 1 read-write PERR Parity Error IEN 8 1 read-write FERR Framing Error IEN 9 1 read-write MPAF Multi-Processor Addr Frame IEN 10 1 read-write LOADERR Load Error IEN 11 1 read-write CCF Collision Check Fail IEN 12 1 read-write TXIDLE TX IDLE IEN 13 1 read-write CSWU CS Wake-up IEN 16 1 read-write STARTF Start Frame IEN 18 1 read-write SIGF Signal Frame IEN 19 1 read-write AUTOBAUDDONE Auto Baud Complete IEN 24 1 read-write RXTO RX Timeout IEN 25 1 read-write SYNCBUSY No Description 0x054 read-only 0x00000000 0x00000FFF DIV SYNCBUSY for DIV in CLKDIV 0 1 read-only RXTEN SYNCBUSY for RXTEN in TRIGCTRL 1 1 read-only TXTEN SYNCBUSY for TXTEN in TRIGCTRL 2 1 read-only RXEN SYNCBUSY for RXEN in CMD 3 1 read-only RXDIS SYNCBUSY for RXDIS in CMD 4 1 read-only TXEN SYNCBUSY for TXEN in CMD 5 1 read-only TXDIS SYNCBUSY for TXDIS in CMD 6 1 read-only RXBLOCKEN SYNCBUSY for RXBLOCKEN in CMD 7 1 read-only RXBLOCKDIS SYNCBUSY for RXBLOCKDIS in CMD 8 1 read-only TXTRIEN SYNCBUSY for TXTRIEN in CMD 9 1 read-only TXTRIDIS SYNCBUSY in TXTRIDIS in CMD 10 1 read-only AUTOTXTEN SYNCBUSY for AUTOTXTEN in TRIGCTRL 11 1 read-only SEMAILBOX_NS_HOST 1 SEMAILBOX_NS_HOST Registers 0x5C000000 0x00000000 0x00001000 registers SEMBRX 67 SEMBTX 68 FIFO A write access to any address in this area will be mapped to the TX FIFO (only for the payload). A read access to any address in this area will be mapped to the RX FIFO (only for the payload). Using an address range (16 x 32-bit) rather than one single address mapped to the FIFO allows using incremental bursts. 0x000 read-write 0x00000000 0xFFFFFFFF FIFO FIFO 0 32 read-write TX_STATUS TX Status register. 0x040 read-only 0x00000000 0x00BFFFFF REMBYTES REMBYTES 0 16 read-only MSGINFO MSGINFO 16 4 read-only TXINT TXINT 20 1 read-only TXFULL TXFULL 21 1 read-only TXERROR TXERROR 23 1 read-only RX_STATUS RX Status register. 0x044 read-only 0x00000000 0x00FFFFFF REMBYTES REMBYTES 0 16 read-only MSGINFO MSGINFO 16 4 read-only RXINT RXINT 20 1 read-only RXEMPTY RXEMPTY 21 1 read-only RXHDR RXHDR 22 1 read-only RXERROR RXERROR 23 1 read-only TX_PROT TX Protection register. 0x048 read-only 0x00000000 0xFFE00000 UNPROTECTED UNPROTECTED 21 1 read-only PRIVILEGED PRIVILEGED 22 1 read-only NONSECURE NONSECURE 23 1 read-only USER USER 24 8 read-only RX_PROT RX Protection register. 0x04C read-only 0x00000000 0xFFE00000 UNPROTECTED UNPROTECTED 21 1 read-only PRIVILEGED PRIVILEGED 22 1 read-only NONSECURE NONSECURE 23 1 read-only USER USER 24 8 read-only TX_HEADER A write access to this register will be mapped to the TX FIFO (only for header). 0x050 write-only 0x00000000 0xFFFFFFFF TXHEADER TXHEADER 0 32 write-only RX_HEADER A read access to this register will be mapped to the RX FIFO (only for the header). 0x054 read-only 0x00000000 0xFFFFFFFF RXHEADER RXHEADER 0 32 read-only CONFIGURATION Configuration register. 0x058 read-write 0x00000000 0x00000003 TXINTEN TXINTEN 0 1 read-write RXINTEN RXINTEN 1 1 read-write DEVINFO 12 DEVINFO Registers 0x0FE08000 0x00000000 0x00001000 registers INFO Version of the device info structure being used 0x000 read-only 0x0C000000 0xFFFFFFFF CRC CRC 0 16 read-only PRODREV Production Revision 16 8 read-only DEVINFOREV DI Page Version 24 8 read-only PART Part description 0x004 read-only 0x00000000 0x3F3FFFFF DEVICENUM Device Number 0 16 read-only FAMILYNUM Device Family 16 6 read-only FAMILY Device Family 24 6 read-only FG Flex Gecko 0 ZG Z-Wave Gecko 3 PG Pearl Gecko 5 MEMINFO Flash page size and misc. chip information 0x008 read-only 0x00000000 0xFFFFFFFF FLASHPAGESIZE Flash Page Size 0 8 read-only UDPAGESIZE User Data Page Size 8 8 read-only DILEN Length of DI Page 16 16 read-only MSIZE Flash and SRAM Memory size in kB 0x00C read-only 0x00000000 0x07FFFFFF FLASH Flash Size 0 16 read-only SRAM Sram Size 16 11 read-only PKGINFO Miscellaneous device information 0x010 read-only 0x00000000 0x00FFFFFF TEMPGRADE Temperature Grade 0 8 read-only N40TO85 -40 to 85 degC 0 N40TO125 -40 to 125 degC 1 N40TO105 -40 to 105 degC 2 N0TO70 0 to 70 degC 3 PKGTYPE Package Type 8 8 read-only WLCSP WLCSP package 74 BGA BGA package 76 QFN QFN package 77 QFP QFP package 81 PINCOUNT Pin Count 16 8 read-only CUSTOMINFO Custom information 0x014 read-only 0x00000000 0xFFFF0000 PARTNO Part Number 16 16 read-only SWFIX Used to track s/w workaround info 0x018 read-only 0xFFFFFFFF 0xFFFFFFFF RSV Reserved 0 32 read-only SWCAPA0 Software Capability Vector 0 0x01C read-only 0x00000000 0x07333333 ZIGBEE Zigbee Capability 0 2 read-only LEVEL0 ZigBee stack capability not available 0 LEVEL1 GreenPower only 1 LEVEL2 ZigBee and GreenPower 2 LEVEL3 ZigBee Only 3 THREAD Thread Capability 4 2 read-only LEVEL0 RF4CE stack capability not available 0 LEVEL1 RF4CE stack enabled 1 LEVEL2 N/A 2 LEVEL3 N/A 3 RF4CE RF4CE Capability 8 2 read-only LEVEL0 Thread stack capability not available 0 LEVEL1 Thread stack enabled 1 LEVEL2 N/A 2 LEVEL3 N/A 3 BTSMART Bluetooth Smart Capability 12 2 read-only LEVEL0 Bluetooth SMART stack capability not available 0 LEVEL1 Bluetooth SMART enabled 1 LEVEL2 N/A 2 LEVEL3 N/A 3 CONNECT Connect Capability 16 2 read-only LEVEL0 Connect stack capability not available 0 LEVEL1 Connect enabled 1 LEVEL2 N/A 2 LEVEL3 N/A 3 SRI RAIL Capability 20 2 read-only LEVEL0 RAIL capability not available 0 LEVEL1 RAIL enabled 1 LEVEL2 N/A 2 LEVEL3 N/A 3 ZWAVE Z-Wave Capability 24 3 read-only LEVEL0 Z-Wave stack capability not available 0 LEVEL1 Z-Wave Gateway 1 LEVEL2 Z-Wave End Device 2 LEVEL3 Z-Wave Sensor 3 LEVEL4 Z-Wave Lighting 4 SWCAPA1 Software Capability Vector 1 0x020 read-only 0x00000000 0x0000001F RFMCUEN RF-MCU 0 1 read-only NCPEN NCP 1 1 read-only GWEN Gateway 2 1 read-only XOUT XOUT 3 1 read-only EXTINFO External component description 0x028 read-only 0x00000000 0x00FFFFFF TYPE Type 0 8 read-only NONE 255 CONNECTION Connection 8 8 read-only SPI SPI control interface 0 NONE No interface 255 REV Revision 16 8 read-only EUI48L MA-L compliant EUI48 OUI (low bits) and Unique Identifier (24-bit) 0x040 read-only 0x00000000 0xFFFFFFFF UNIQUEID Unique ID 0 24 read-only OUI48L OUI48L 24 8 read-only EUI48H MA-L compliant EUI48 OUI (high bits) 0x044 read-only 0xFFFF0000 0xFFFFFFFF OUI48H OUI48H 0 16 read-only RESERVED RESERVED 16 16 read-only EUI64L MA-L compliant EUI64 Unique Identifier (low bits) 0x048 read-only 0x00000000 0xFFFFFFFF UNIQUEL UNIQUEL 0 32 read-only EUI64H MA-L compliant EUI64 OUI and Unique Identifier (high bits) 0x04C read-only 0x00000000 0xFFFFFFFF UNIQUEH UNIQUEH 0 8 read-only OUI64 OUI64 8 24 read-only CALTEMP Calibration Temperature Information 0x050 read-only 0x00000000 0x000000FF TEMP Cal Temp 0 8 read-only EMUTEMP EMU Temperature Sensor Calibration 0x054 read-only 0x00000000 0x1FFF07FC EMUTEMPROOM Emu Room Temperature 2 9 read-only HFRCODPLLCAL0 HFRCODPLL Calibration 0x058 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL1 HFRCODPLL Calibration 0x05C read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL2 HFRCODPLL Calibration 0x060 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL3 HFRCODPLL Calibration 0x064 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL4 HFRCODPLL Calibration 0x068 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL5 HFRCODPLL Calibration 0x06C read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL6 HFRCODPLL Calibration 0x070 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL7 HFRCODPLL Calibration 0x074 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL8 HFRCODPLL Calibration 0x078 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL9 HFRCODPLL Calibration 0x07C read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL10 HFRCODPLL Calibration 0x080 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL11 HFRCODPLL Calibration 0x084 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL12 HFRCODPLL Calibration 0x088 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL13 HFRCODPLL Calibration 0x08C read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL14 HFRCODPLL Calibration 0x090 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL15 HFRCODPLL Calibration 0x094 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL16 HFRCODPLL Calibration 0x098 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCODPLLCAL17 HFRCODPLL Calibration 0x09C read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL0 HFRCOEM23 Calibration 0x0A0 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL1 HFRCOEM23 Calibration 0x0A4 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL2 HFRCOEM23 Calibration 0x0A8 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL3 HFRCOEM23 Calibration 0x0AC read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL4 HFRCOEM23 Calibration 0x0B0 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL5 HFRCOEM23 Calibration 0x0B4 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL6 HFRCOEM23 Calibration 0x0B8 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL7 HFRCOEM23 Calibration 0x0BC read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL8 HFRCOEM23 Calibration 0x0C0 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL9 HFRCOEM23 Calibration 0x0C4 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL10 HFRCOEM23 Calibration 0x0C8 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL11 HFRCOEM23 Calibration 0x0CC read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL12 HFRCOEM23 Calibration 0x0D0 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL13 HFRCOEM23 Calibration 0x0D4 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL14 HFRCOEM23 Calibration 0x0D8 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL15 HFRCOEM23 Calibration 0x0DC read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL16 HFRCOEM23 Calibration 0x0E0 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only HFRCOEM23CAL17 HFRCOEM23 Calibration 0x0E4 read-only 0x00000000 0xFFFFBF7F TUNING 0 7 read-only FINETUNING 8 6 read-only LDOHP 15 1 read-only FREQRANGE 16 5 read-only CMPBIAS 21 3 read-only CLKDIV 24 2 read-only CMPSEL 26 2 read-only IREFTC 28 4 read-only MODULENAME0 Characters 1-4 of Module Name stored as a null terminated string 0x130 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR1 0 8 read-only MODCHAR2 8 8 read-only MODCHAR3 16 8 read-only MODCHAR4 24 8 read-only MODULENAME1 Characters 5-8 of Module Name stored as a null terminated string 0x134 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR5 0 8 read-only MODCHAR6 8 8 read-only MODCHAR7 16 8 read-only MODCHAR8 24 8 read-only MODULENAME2 Characters 9-12 of Module Name stored as a null terminated string 0x138 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR9 0 8 read-only MODCHAR10 8 8 read-only MODCHAR11 16 8 read-only MODCHAR12 24 8 read-only MODULENAME3 Characters 13-16 of Module Name stored as a null terminated string 0x13C read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR13 0 8 read-only MODCHAR14 8 8 read-only MODCHAR15 16 8 read-only MODCHAR16 24 8 read-only MODULENAME4 Characters 17-20 of Module Name stored as a null terminated string 0x140 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR17 0 8 read-only MODCHAR18 8 8 read-only MODCHAR19 16 8 read-only MODCHAR20 24 8 read-only MODULENAME5 Characters 21-24 of Module Name stored as a null terminated string 0x144 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR21 0 8 read-only MODCHAR22 8 8 read-only MODCHAR23 16 8 read-only MODCHAR24 24 8 read-only MODULENAME6 Characters 25-26 of Module Name stored as a null terminated string 0x148 read-only 0xFFFFFFFF 0xFFFFFFFF MODCHAR25 0 8 read-only MODCHAR26 8 8 read-only RSV 16 16 read-only MODULEINFO Module Information 0x14C read-only 0xFFFFFFFF 0xFFFFFFFF HWREV 0 5 read-only ANTENNA 5 3 read-only BUILTIN BUILTIN 0 CONNECTOR 1 RFPAD 2 INVERTEDF 3 MODNUMBER 8 7 read-only TYPE 15 1 read-only PCB 0 SIP 1 LFXO 16 1 read-only NONE 0 PRESENT 1 EXPRESS 17 1 read-only SUPPORTED 0 NONE 1 LFXOCALVAL 18 1 read-only VALID 0 NOTVALID 1 HFXOCALVAL 19 1 read-only VALID 0 NOTVALID 1 MODNUMBERMSB 20 9 read-only PADCDC 29 1 read-only VDCDC 0 OTHER 1 PHYLIMITED 30 1 read-only LIMITED 0 UNLIMITED 1 EXTVALID 31 1 read-only EXTUSED 0 EXTUNUSED 1 MODXOCAL Module Crystal Oscillator Calibration 0x150 read-only 0x007FFFFF 0x007FFFFF HFXOCTUNEXIANA 0 8 read-only HFXOCTUNEXOANA 8 8 read-only LFXOCAPTUNE 16 7 read-only HFXOCAL High Frequency Crystal Oscillator Calibration data 0x17C read-only 0xFFFFFF00 0xFFFFFFFF SHUNTBIASANA 0 4 read-only I20UA 0 I30UA 1 I40UA 2 I50UA 3 I60UA 4 I70UA 5 I80UA 6 I90UA 7 I100UA 8 I110UA 9 I120UA 10 I130UA 11 I140UA 12 I150UA 13 I160UA 14 I170UA 15 VTRTRIMANA 4 4 read-only RESERVED New BitField 8 24 read-only IADC0GAIN0 IADC0 Gain Calibration Info 0x180 read-only 0x00000000 0xFFFFFFFF GAINCANA1 0 16 read-only GAINCANA2 16 16 read-only IADC0GAIN1 IADC0 Gain Calibration Info 0x184 read-only 0x00000000 0xFFFFFFFF GAINCANA3 0 16 read-only GAINCANA4 16 16 read-only IADC0OFFSETCAL0 IADC0 Offset Calibration Info 0x188 read-only 0x00000000 0xFFFFFFFF OFFSETANABASE 0 16 read-only OFFSETANA1HIACC 16 16 read-only IADC0NORMALOFFSETCAL0 IADC0 Normal Offset Calibration Info 0x18C read-only 0x00000000 0xFFFFFFFF OFFSETANA1NORM 0 16 read-only OFFSETANA2NORM 16 16 read-only IADC0NORMALOFFSETCAL1 IADC0 Normal Offset Calibration Info 0x190 read-only 0x00000000 0x0000FFFF OFFSETANA3NORM 0 16 read-only IADC0HISPDOFFSETCAL0 IADC High Speed Offset Calibration Info 0x194 read-only 0x00000000 0xFFFFFFFF OFFSETANA1HISPD 0 16 read-only OFFSETANA2HISPD 16 16 read-only IADC0HISPDOFFSETCAL1 IADC High Speed Offset Calibration Info 0x198 read-only 0x00000000 0x0000FFFF OFFSETANA3HISPD 0 16 read-only LEGACY This is the legacy device detection information for tools compatability 0x1FC read-only 0x00800000 0x00FF0000 DEVICEFAMILY Device Family 16 8 read-only EFR32MG1P EFR32 Mighty Gecko Family Series 1 Device Config 1 16 EFR32MG1B EFR32 Mighty Gecko Family Series 1 Device Config 1 17 EFR32MG1V EFR32 Mighty Gecko Family Series 1 Device Config 1 18 EFR32BG1P EFR32 Blue Gecko Family Series 1 Device Config 1 19 EFR32BG1B EFR32 Blue Gecko Family Series 1 Device Config 1 20 EFR32BG1V EFR32 Blue Gecko Family Series 1 Device Config 1 21 EFR32FG1P EFR32 Flex Gecko Family Series 1 Device Config 1 25 EFR32FG1B EFR32 Flex Gecko Family Series 1 Device Config 1 26 EFR32FG1V EFR32 Flex Gecko Family Series 1 Device Config 1 27 EFR32MG12P EFR32 Mighty Gecko Family Series 1 Device Config 2 28 EFR32MG12B EFR32 Mighty Gecko Family Series 1 Device Config 2 29 EFR32MG12V EFR32 Mighty Gecko Family Series 1 Device Config 2 30 EFR32BG12P EFR32 Blue Gecko Family Series 1 Device Config 2 31 EFR32BG12B EFR32 Blue Gecko Family Series 1 Device Config 2 32 EFR32BG12V EFR32 Blue Gecko Family Series 1 Device Config 2 33 EFR32FG12P EFR32 Flex Gecko Family Series 1 Device Config 2 37 EFR32FG12B EFR32 Flex Gecko Family Series 1 Device Config 2 38 EFR32FG12V EFR32 Flex Gecko Family Series 1 Device Config 2 39 EFR32MG13P EFR32 Mighty Gecko Family Series 13 Device Config 3 40 EFR32MG13B EFR32 Mighty Gecko Family Series 13 Device Config 3 41 EFR32MG13V EFR32 Mighty Gecko Family Series 1 Device Config 3 42 EFR32BG13P EFR32 Blue Gecko Family Series 1 Device Config 3 43 EFR32BG13B EFR32 Blue Gecko Family Series 1 Device Config 3 44 EFR32BG13V EFR32 Blue Gecko Family Series 1 Device Config 3 45 EFR32FG13P EFR32 Flex Gecko Family Series 1 Device Config 3 49 EFR32FG13B EFR32 Flex Gecko Family Series 1 Device Config 3 50 EFR32FG13V EFR32 Flex Gecko Family Series 1 Device Config 3 51 EFR32MG14P EFR32 Mighty Gecko Family Series 1 Device Config 4 52 EFR32MG14B EFR32 Mighty Gecko Family Series 1 Device Config 4 53 EFR32MG14V EFR32 Mighty Gecko Family Series 1 Device Config 4 54 EFR32BG14P EFR32 Blue Gecko Family Series 1 Device Config 4 55 EFR32BG14B EFR32 Blue Gecko Family Series 1 Device Config 4 56 EFR32BG14V EFR32 Blue Gecko Family Series 1 Device Config 4 57 EFR32FG14P EFR32 Flex Gecko Family Series 1 Device Config 4 61 EFR32FG14B EFR32 Flex Gecko Family Series 1 Device Config 4 62 EFR32FG14V EFR32 Flex Gecko Family Series 1 Device Config 4 63 EFM32G EFM32 Gecko Device Family 71 EFM32GG EFM32 Giant Gecko Device Family 72 EFM32TG EFM32 Tiny Gecko Device Family 73 EFM32LG EFM32 Leopard Gecko Device Family 74 EFM32WG EFM32 Wonder Gecko Device Family 75 EFM32ZG EFM32 Zero Gecko Device Family 76 EFM32HG EFM32 Happy Gecko Device Family 77 EFM32PG1B EFM32 Pearl Gecko Device Family Series 1 Device Config 1 81 EFM32JG1B EFM32 Jade Gecko Device Family Series 1 Device Config 1 83 EFM32PG12B EFM32 Pearl Gecko Device Family Series 1 Device Config 2 85 EFM32JG12B EFM32 Jade Gecko Device Family Series 1 Device Config 2 87 EFM32PG13B EFM32 Pearl Gecko Device Family Series 1 Device Config 3 89 EFM32JG13B EFM32 Jade Gecko Device Family Series 1 Device Config 3 91 EFM32GG11B EFM32 Giant Gecko Device Family Series 1 Device Config 1 100 EFM32TG11B EFM32 Giant Gecko Device Family Series 1 Device Config 1 103 EZR32LG EZR32 Leopard Gecko Device Family 120 EZR32WG EZR32 Wonder Gecko Device Family 121 EZR32HG EZR32 Happy Gecko Device Family 122 SERIES2V0 DI page is encoded with the series 2 layout. Check alternate location. 128 RTHERM RTHERM 0x25C read-only 0x00000000 0x0000FFFF RTHERM 0 16 read-only Copyright 2018 Silicon Laboratories, Inc. 0x20000000 0x00010000 rwx